
ENT . TOT



TOTAL TT

TAL OTOTAL TOTAL T

MOTOROLA INC.



L •TOTAL TTL COMMITMENT •TOTAL TTL COMMITMENT •TOTAL TTL COMMITMENT • TO TAL •TOTAL TTL COMMITMENT • TOTAL TTL COMMITMENT

SCHOTTKY TTL DATA

Selection Information LS/ALS/FAST

Circuit Characteristics

Design Considerations

Symbol Definitions and Testing

LS Data Sheets

SCHOTTKY TTL

ALS Data Sheets

FAST Data Sheets

RAM/PROM Data Sheets

Reliability Data

Package Outlines



Prepared by Technical Information Center

Low Power Schottky (LSTTL) has become the industry standard logic in recent years, replacing the original 7400 TTL with lower power and higher speeds. In addition to offering the standard LS TTL circuits, Motorola offers the Advanced Low Power Schottky TTL family (ALS) and the FAST Schottky TTL family. Complete specifications for each of these families are provided in data sheet form. Functional selector guides not only provide an overview of already introduced devices but planned introduction dates of new products.

This book also provides data sheets for TTL RAMs/PROMs and information regarding circuit characteristics, design considerations and testing, reliability data and package outlines.

Motorola reserves the right to make changes to any product herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its present patent rights nor the rights of others.

Series D Third Printing ©1983, Semiconductor Components Sector Previous Edition ©1981 "All Rights Reserved"

MOSAIC and SOIC are trademarks of Motorola Inc.

FAST is a trademark of Fairchild Camera and Instrument Corporation.



CONTENTS

Page
ALPHA/NUMERICAL INDEX OF DEVICESii
CHAPTER 1 — SELECTION INFORMATION, LS/ALS/FAST
CHAPTER 2 — CIRCUIT CHARACTERISTICS2-1
Family Characteristics2-2
LS TTL2-2
ALS TTL2-2
FAST TTL2-2
Circuit Features2-2
Input Configuration2-3
Input Characteristics
Output Configuration2-4
Output Characteristics 2-4 AC Switching Characteristics 2-5
· ·
CHAPTER 3 — DESIGN CONSIDERATIONS, SYMBOL DEFINITIONS AND TESTING3-1
DESIGN CONSIDERATIONS
Selecting TTL Logic
Noise Immunity
Fan-In and Fan-Out
Wired-OR Applications
Unused Inputs3-5
Input Capacitance
Line Driving
Output Rise and Fall Times3-5
Interconnection Delays3-5
Absolute Maximum Ratings3-6
DEFINITION OF SYMBOLS AND TERMS
Currents
AC Switching Parameters and Waveforms
TESTING. 3-10
DC Test Circuits
AC Test Circuits
7.0 100.0 0.00.0 0.0
CHAPTER 4 — LS DATA SHEETS
CHAPTER 5 — ALS DATA SHEETS5-1
CHAPTER 6 — FAST DATA SHEETS6-1
CHAPTER 7 — RAM/PROM DATA SHEETS
CHAPTER 8 — RELIABILITY DATA
High-Reliability Standard Programs8-2
The "Better" Program8-4
"RAP" Reliability Audit Program8-6
CHAPTER 9 — PACKAGE OUTLINES 9.1

ALPHANUMERIC INDEX OF DEVICES

Device	Description	Page
MC54F/74F00 MC54F/74F02 MC54F/74F04 MC54F/74F08 MC54F/74F10	Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter. Quad 2-Input AND Gate. Triple 3-Input NAND Gate.	
MC54F/74F11 MC54F/74F20 MC54F/74F32 MC54F/74F64 MC54F/74F74	Triple 3-Input AND Gate Dual 4-Input NAND Gate Quad 2-Input OR Gate 4-2-2-3 Input AND/OR/INVERT/Gate Dual D Flip Flop	
MC54F/74F86 MC54F/74F109 MC54F/74F138 MC54F/74F139 MC54F/74F153	Quad Exclusive/OR Gate Dual J-K Flip Flop w/Preset. 1 of 8 Decoder/Demultiplexer Dual 1- of 4 Decoder. Dual 4-Input Multiplexer	
MC54F/74F157 MC54F/74F158 MC54F/74F175 MC54F/74F181 MC54F/74F182	Quad 2-Input Multiplexer Quad 2-Input Multiplexer Quad D Flip Flop 4-Bit ALU Look Ahead Carry Generator	
MC54F/74F190 MC54F/74F191 MC54F/74F194 MC54F/74F251 MC54F/74F253	Up/Down Decade Counter. Up/Down Binary Counter Universal Shift Register. 8-Input Multiplexer/3-State Dual 4-Input Multiplexer/3-State	
MC54F/74F257 MC54F/74F258 MC54F/74F283 MC54F/74F350 MC54F/74F352	Quad 2-Input Multiplexer/3-State Quad 2-Input Multiplexer, Inverting/3-State. 4-Bit Full Adder 4-Bit Shifter/3-State. Dual 4-Input Multiplexer	
MC54F/74F353 MC54F/74F373 MC54F/74F374 MC54F/74F381 MC54F/74F521	Dual 4-Input Multiplexer/3-State Octal Transparent Latch/3-State Octal D Flip Flop/3-State 4-Bit ALU Octal Comparitor	
MC54F/74F533 MC54F/74F534 MC54F/74F2960 MC74F2968 MC74F2969	Octal Transparent Latch/3-State Octal D Flip Flop/3-State Error Detection and Correction Circuit Dynamic Memory Controller Dynamic Memory Timing Controllers	
MC74F2970 MCM7621,A MCM7641,A MCM7643,A MCM7681,A	Dynamic Memory Timing Controllers	7-2 7-6 7-10
MCM7685,A MCM76161,A MCM93415 MCM93422 MCM93L422	2048 X 4 PROM, 3-State 2048 X 8 PROM, 3-State 1024 X 1 RAM, Open Collector. 256 X 4 RAM, 3-State 256 X 4 RAM, 3-State	7-22 7-26 7-30
MCM93425 SN54ALS/74ALS00 SN54ALS/74ALS02 SN54ALS/74ALS03 SN54ALS/74ALS04	1024 X 1 Ram, 3-State Quad 2-Input NAND Gate Quad 2-Input NOR Gate. Quad 2-Input NAND Gate, Open-Collector. HEX Inverter	5-2 5-4 5-6

Device	Description	Page
SN54ALS/74ALS05 SN54ALS/74ALS08 SN54ALS/74ALS09 SN54ALS/74ALS10 SN54ALS/74ALS11	HEX Inverter, Open-Collector. Quad 2-Input AND Gate. Quad 2-Input AND Gate, Open-Collector Triple 3-Input NAND Gate. Triple 3-Input AND Gate	5-12 5-14 5-16
SN54ALS/74ALS12 SN54ALS/74ALS15 SN54ALS/74ALS20 SN54ALS/74ALS21 SN54ALS/74ALS22	Triple 3-Input NAND Gate, Open-Collector Triple 3-Input AND Gate, Open-Collector Dual 4-Input NAND Gate Dual 4-Input AND Gate Dual 4-Input NAND Gate, Open-Collector	5-22 5-24 5-26
SN54ALS/74ALS27 SN54ALS/74ALS37 SN54ALS/74ALS38 SN54ALS/74ALS74 SN54ALS/74ALS157	Triple 3-Input NOR Gate Quad 2-Input NAND Buffer. Quad 2-Input NAND Buffer, Open-Collector Dual D Flip Flop. Quad 2-Input Multiplexer/Non-Inverting	5-32 5-34 5-36
SN54ALS/74ALS158 SN54ALS/74ALS160 SN54ALS/74ALS161 SN54ALS/74ALS162 SN54ALS/74ALS163	Quad 2-Input Multiplexer/Inverting BCD Decade Counter/Asynchronous Reset (9310 Type). 4-Bit Binary Counter, Asynchronous Reset (9316 Type). BCD Decade Counter/Synchronous Reset 4-Bit Binary Counter/Synchronous Reset	5-42 5-42 5-42
SN54ALS/74ALS190 SN54ALS/74ALS191 SN54ALS/74ALS192 SN54ALS/74ALS193 SN54ALS/74ALS240	Up/Down Decade Counter. Up/Down Binary Counter Up/Down Decade Counter w/Clear. Up/Down Binary Counter w/Clear. Octal Bus/Line Driver/Inverting/3-State	5-51 5-58 5-58
SN54ALS/74ALS241 SN54ALS/74ALS242 SN54ALS/74ALS243 SN54ALS/74ALS244 SN54ALS/74ALS245	Octal Bus/Line Driver/3-State . Quad Bus Transceiver/Inverting/3-State . Quad Bus Transceiver/Non-Inverting/3-State . Octal Driver/Non-Inverting/3-State . Octal Bus Transceiver/Non-Inverting/3-State .	5-68 5-68 5-71
SN54LS/74LS00 SN54LS/74LS01 SN54LS/74LS02 SN54LS/74LS03 SN54LS/74LS04	Quad 2-Input NAND Gate Quad 2-Input NAND Gate, Open-Collector Quad 2-Input NOR Gate Quad 2-Input NAND Gate, Open-Collector Hex Inverter	4-3 4-4 4-5
SN54LS/74LS05 SN54LS/74LS08 SN54LS/74LS09 SN54LS/74LS10 SN54LS/74LS11	Hex Inverter, Open-Collector Quad 2-Input AND Gate. Quad 2-Input AND Gate, Open Collector Triple 3-Input NAND Gate. Triple 3-Input AND Gate	4-8 4-9 4-10
SN54LS/74LS12 SN54LS/74LS13 SN54LS/74LS14 SN54LS/74LS15 SN54LS/74LS20	Triple 3-Input NAND Gate, Open-Collector Dual 4-Dual Schmitt Trigger Hex Schmitt Trigger Triple 3-Input AND Gate, Open-Collector Dual 4-Input NAND Gate	4-13 4-13 4-16
SN54LS/74LS21 SN54LS/74LS22 SN54LS/74LS26 SN54LS/74LS27 SN54LS/74LS28	Dual 4-Input AND Gate Dual 4-Input NAND Gate, Open-Collector Quad 2-Input NAND Buffer, Open-Collector Triple 3-Input NOR Gate Quad 2-Input NOR Buffer	4-19 4-20 4-21
SN54LS/74LS30 SN54LS/74LS32 SN54LS/74LS33 SN54LS/74LS37 SN54LS/74LS38	8-Input NAND Gate Quad 2-Input OR Gate Quad 2-Input NOR Buffer, Open-Collector. Quad 2-Input NAND Buffer. Quad 2-Input NAND Buffer, Open Collector.	4-24 4-25 4-26

Device	Description	Page
SN54LS/74LS40 SN54LS/74LS42 SN54LS/74LS47 SN54LS/74LS48 SN54LS/74LS49	Dual 4-Input NAND Buffer. 1-of-10 Decoder BCD to 7-Segment Decoder/Driver, Open-Collector BCD to 7-Segment Decoder/Driver BCD to 7-Segment Decoder/Driver, Open-Collector	4-29 4-32 4-35
SN54LS/74LS51 SN54LS/74LS54 SN54LS/74LS55 SN54LS/74LS73A SN54LS/74LS74A	Dual AND-OR-INVERT Gate 3-2-2-3-Input AND-OR-INVERT Gate. 2-Wide 4-Input AND-OR-INVERT Gate. Dual JK Flip-Flop. Dual D Flip-Flop.	4-40 4-41 4-42
SN54LS/74LS75 SN54LS/74LS76A SN54LS/74LS77 SN54LS/74LS78A SN54LS/74LS83A	4-Bit Bi-Stable Latch with Q and $\overline{\mathbb{Q}}$ Dual JK Flip-Flop	4-52 4-48 4-54
SN54LS/74LS85 SN54LS/74LS86 SN54LS/74LS90 SN54LS/74LS91 SN54LS/74LS92	4-Bit Magnitude Comparator Quad Exclusive OR Gate Decade Counter 8-Bit Shift Register Divide-by-12 Counter	4-63 4-64 4-70
SN54LS/74LS93 SN54LS/74LS95B SN54LS/74LS107A SN54LS/74LS109A SN54LS/74LS112A	4-Bit Binary Counter 4-Bit Shift Register Dual JK Flip-Flop Dual JK Edge-Triggered Flip-Flop Dual JK Edge-Triggered Flip-Flop	4-72 4-76 4-78
SN54LS/74LS113A SN54LS/74LS114A SN54LS/74LS122 SN54LS/74LS123 SN54LS/74LS125A	Dual JK Edge-Triggered Flip-Flop Dual JK Edge-Triggered Flip-Flop Retriggerable Monostable Multivibrator Retriggerable Monostable Multivibrator Quad 3-State Buffer, Low Enable	4-84 4-86 4-86
SN54LS/74LS126A SN54LS/74LS132 SN54LS/74LS133 SN54LS/74LS136 SN54LS/74LS137	Quad 3-State Buffer, High Enable. Quad 2-Input Schmitt Trigger 13-Input NAND Gate. Quad Exclusive OR Gate, Open-Collector. 3-Line to 8-Line Decoder/Demultiplexer.	4-95 4-98 4-99
SN54LS/74LS138 SN54LS/74LS139 SN54LS/74LS145 SN54LS/74LS147 SN54LS/74LS148	1-of-8 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer 1-of-10 Decoder/Driver, Open-Collector 10-Input to 4-Line Priority Encoder. 8-Input to 3-Line Priority Encoder.	4-105 4-108 4-111
SN54LS/74LS151 SN54LS/74LS153 SN54LS/74LS155 SN54LS/74LS156 SN54LS/74LS157	8-Input Multiplexer Dual 4-Input Multiplexer Dual 1-of-4 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer, Open-Collector Quad 2-Input Multiplexer, Noninverting	4-118 4-121 4-121
SN54LS/74LS158 SN54LS/74LS160A SN54LS/74LS161A SN54LS/74LS162A SN54LS/74LS163A	Quad 2-Input Multiplexer, Inverting. BCD Decade Counter, Asynchronous Reset (9310 Type). 4-Bit Binary Counter, Asynchronous Reset (9316 Type). BCD Decade Counter, Synchronous Reset. 4-Bit Binary Counter, Synchronous Reset	4-131 4-131 4-131
SN54LS/74LS164 SN54LS/74LS165 SN54LS/74LS166 SN54LS/74LS168A SN54LS/74LS169A	8-Bit Shift Register, Serial-In/Parallel Out. 8-Bit Shift Register, Parallel-In/Serial-Out. 8-Bit Shift Register, Parallel-In/Serial-Out. Up/Down Decade Counter. Up/Down Binary Counter	4-141 4-144 4-148

Device	Description	Page
SN54LS/74LS170	4 x 4 Register File, Open-Collector	
SN54LS/74LS173A	4-Bit D-Type Register, 3-State	
SN54LS/74LS174	Hex D-Type Flip-Flop with Clear	
SN54LS/74LS175	Quad D-Type Flip-Flop with Clear	4-164
SN54LS/74LS181	4-Bit ALU	4-167
SN54LS/74LS182	Carry Lookahead Generator	
SN54LS/74LS183	Dual Carry-Save Full Adder	
SN54LS/74LS190	Up/Down Decade Counter	
SN54LS/74LS191	Up/Down Binary Counter	
SN54LS/74LS192	Up/Down Decade Counter	4-186
SN54LS/74LS193	Up/Down Binary Counter	
SN54LS/74LS194A	4-Bit Right/Left Shift Register	
SN54LS/74LS195A	4-Bit Shift Register (9300 Type)	
SN54LS/74LS196	Decade Counter	
SN54LS/74LS197	4-Bit Binary Counter	4-200
SN54LS/74LS221	Dual Monostable Multivibrator	
SN54LS/74LS240	Octal Inverting Bus/Line Driver	
SN54LS/74LS241	Octal Bus Line Driver	
SN54LS/74LS242	Quad Bus Transceiver, Inverting	
SN54LS/74LS243	Quad Bus Transceiver, Noninverting	4-214
SN54LS/74LS244	Octal 3-State Driver, Noninverting	4-211
SN54LS/74LS245	Octal Bus Transceiver, Noninverting	4-217
SN54LS/74LS247	BCD to 7-Segment Decoder/Driver, Open-Collector	4-219
SN54LS/74LS248	BCD to 7-Segment Decoder/Driver	4-219
SN54LS/74LS249	BCD to 7-Segment Decoder/Driver, Open-Collector	4-219
SN54LS/74LS251	8-Input Multiplexer, 3-State	
SN54LS/74LS253	Dual 4-Input Multiplexer, 3-State	4-229
SN54LS/74LS256	Dual 4-Bit Addressable Latch	4-232
SN54LS/74LS257A	Quad 2-Input Multiplexer, 3-State	4-236
SN54LS/74LS258A	Quad 2-Input Multiplexer, 3-State	4-236
SN54LS/74LS259	8-Bit Addressable Latch (9334)	4-239
SN54LS/74LS260	Dual 5-Input NOR Gate	4-243
SN54LS/74LS266	Quad Exclusive NOR Gate, Open-Collector	4-244
SN54LS/74LS273	Octal D-Type Flip-Flop with Clear	
SN54LS/74LS279	Quad Set-Reset Latch	4-248
SN54LS/74LS280	9-Bit Odd/Even Parity Generator/Checker	
SN54LS/74LS283	4-Bit Full Adder (Rotated LS83A)	
SN54LS/74LS290	Decade Counter	
SN54LS/74LS293	4-Binary Counter	
SN54LS/74LS295A	4-Bit Shift Register, 3-State	4-259
SN54LS/74LS298	Quad 2-Input Multiplexer with Output Register	4-263
SN54LS/74LS299	8-Bit Shift/Storage Register, 3-State	4-266
SN54LS/74LS322A	8-Bit Shift Register with Sign Extend	4-269
SN54LS/74LS323	8-Bit Universal Shift/Storage Register, 3-State	4-272
SN54LS/74LS348	8-Input to 3-Line Priority Encoder, 3-State	4-276
SN54LS/74LS352	Dual 4-Input Multiplexer	4-279
SN54LS/74LS353	Dual 4-Input Multiplexer, 3-State LS352	
SN54LS/74LS365A	Hex Buffer with Common Enable, 3-State	
SN54LS/74LS366A	Hex Inverter with Common Enable, 3-State	
SN54LS/74LS367A	Hex Buffer, 4-Bit and 2-Bit, 3-State	4-286
SN54LS/74LS368A	Hex Inverter, 4-Bit and 2-Bit, 3-State	
SN54LS/74LS373	Octal Transparent Latch, 3-State	4-288
SN54LS/74LS374	Octal D-Type Flip-Flop, 3-State	
SN54LS/74LS375	4-Bit Bi-Stable Latch with Q and Q	
SN54LS/74LS377	Octal D-Type Flip-Flop with Enable	4-296

Device	Description	Page
SN54LS/74LS378 SN54LS/74LS379 SN54LS/74LS385 SN54LS/74LS386 SN54LS/74LS390	Hex D-Type Flip-Flop with Enable	
SN54LS/74LS393 SN54LS/74LS395 SN54LS/74LS398 SN54LS/74LS399 SN54LS/74LS490	Dual 4-Bit Binary Counter	
SN54LS/74LS540 SN54LS/74LS541 SN54LS/74LS568 SN54LS/74LS569 SN54LS/74LS604	Octal Inverting Bus/Line Driver	
SN54LS/74LS605 SN54LS/74LS606 SN54LS/74LS607 SN54LS/74LS620 SN54LS/74LS621	16-to-8 Multiplexer, Open Collector	
SN54LS/74LS622 SN54LS/74LS623 SN54LS/74LS640 SN54LS/74LS641 SN54LS/74LS642	Octal Transceiver with Storage, Open-Collector Octal Transceiver with Storage, 3-State Octal Bus Transceiver with 3-State Output Octal Bus Transceiver with 3-State Output Octal Bus Transceiver with 3-State Output	4-330 4-334 4-334
SN54LS/74LS643 SN54LS/74LS644 SN54LS/74LS645 SN54LS/74LS668 SN54LS/74LS669	Octal Bus Transceiver, True, Inverting, 3-State Octal Bus Transceiver, True, Inverting, Open-Collector Octal Bus Transceiver with 3-State Output Synchronous 4-Bit Up/Down Decade Counter Synchronous 4-Bit Up/Down Binary Counter	4-334 4-334 4-338
SN54LS/74LS670 SN54LS/74LS673 SN54LS/74LS674 SN54LS/74LS682 SN54LS/74LS683	4 x 4 Register File, 3-State 16-Bit Shift Register, 3-State 16-Bit Shift Register, 3-State 8-Bit Magnitude Comparator, 3-State 8-Bit Magnitude Comparator, Open-Collector	4-347 4-347 4-351
SN54LS/74LS684 SN54LS/74LS685 SN54LS/74LS686 SN54LS/74LS687 SN54LS/74LS688	8-Bit Magnitude Comparator, 3-State	4-351 4-351 4-351
SN54LS/74LS689 SN54LS/74LS716 SN54LS/74LS718 SN74LS724 SN54LS/74LS748	8-Bit Magnitude Comparator, Open-Collector. Programmable Decade Counter (MC4016). Programmable Binary Counter (MC4018). Voltage Controlled Oscillator. 8-Input to 3-Line Priority Encoder (Glitchless)	
SN74LS783 SN54LS/74LS795 SN54LS/74LS796 SN54LS/74LS797 SN54LS/74LS798 SN54LS/74LS848	Synchronous Address Multiplexer (MC6883) Octal Buffer (81LS95), 3-State Octal Buffer (81LS96), 3-State Octal Buffer (81LS97), 3-State Octal Buffer (81LS98), 3-State 8-Input to 3-Line Priority Encoder, 3-State (Glitchless).	4-397 4-397 4-397 4-397

Selection Information LS/ALS/FAST

SCHOTTKY TTL



TTL in Perspective

Since its introduction, TTL has become the most popular digital logic family. It has evolved from gold doped saturated logic, to Schottky clamped logic and finally to Advanced Schottky clamped logic. The popularity of TTL stems from its ease of use, low cost, medium-to-high speed operation, and good output drive capability.

Motorola offers three Schottky clamped TTL logic families — LS, ALS, and FAST™. All three families are pin and functionally compatible and can easily be combined in a system to achieve maximum performance at minimum cost.

LS, Low-Power Schottky, is currently the largest and most popular of the three. It is low-cost and provides moderate speed at low power.

ALS, Advanced Low-Power Schottky, offers an im-

proved speed — power product compared to LS as a result of advanced MOSAIC (oxide isolated) processing. Other important features of ALS include improved noise margins, reduced input currents, and superior line driving characteristics.

FAST™, another advanced Schottky TTL line, offers a 20-to-30 percent improvement in speed over standard Schottky logic at about 20 percent of the power. As with ALS, FAST™ offers improved noise margins, reduced input currents and superior line driving characteristics. Additionally, FAST designs incorporate powerdown circuitry on three-state outputs, and buffered outputs on all storage devices. These design improvements provide the logic designer with additional flexibility and more reliable system operation.

TTL Family Comparisons

General Characteristics for Schottky TTL Logic

(ALL MAXIMUM RATINGS)		LS ALS			FAST				
Characteristic	Symbol	54LSxxx	74LSxxx	54ALSxxx	74AL	.Sxxx	54Гххх	74Гххх	Units
Operating Voltage Range	Vcc	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	5 ± 5%	5 ± 10%	5.± 5%	Vdc
Operating Temperature Range	TA	- 55 to 125	0 to 70	- 55 to 125	0 to 70	0 to 70	- 55 to 125	0 to 70	°C
Input Current	IN IH	20	20	20	20	20	20	20	μА
	'IN IIL	-400	- 400	- 100	- 100	- 100	- 600	- 600] "
Output Drive	ЮН	-0.4	-0.4	-0.4	· - 0.4	-0.4	- 1.0	- 1.0	mA
Standard Output	lOL	4.0	8.0	4.0	8.0	8.0	20	20	mA
	¹sc	-20 to -100	-20 to -100	- 25 to - 150	- 25 to - 150	- 25 to - 150	-60 to -150	-60 to -150	mA
	ЮН	- 12	- 15	- 12	- 15	- 15	- 12	- 15	mA
Buffer Output	lOL	12	24	12	24	24	48	64	mA
	Isc	-40 to -225	-40 to -225	-50 to -225	-50 to -225	-50 to -225	- 100 to - 225	- 100 to - 225	mA
Buffer Line Driving Capability: Minimum R _t into 2.5 V		178	84	178	84	84	43	32	Ω
Minimum R _t into 5.0 V		381	189	381	189	189	95	71	Ω

Speed/Power Characteristics for Schottky TTL Logic⁽¹⁾

(ALL TYPICAL RATINGS)

Characteristic	Symbol	LS	ALS	FAST	Units
Quiescent Supply Current/Gate	IG	0.4	0.2	1.1	mA
Power/Gate (Quiescent)	PG	2.0	1.0	5.5	mW
Propagation Delay	tp	9.0	5.0	3.7	ns
Speed Power Product	_	18	5.0	19.2	pJ
Clock Frequency (D-F/F)	f _{max}	33	35	125	MHz
Clock Frequency (Counter)	f _{max}	40	45	125	MHz

NOTES: 1. Specifications are shown for the following conditions:

a) V_{CC} = 5.0 Vdc (AC);

b) TA = 25°C

c) $C_L = 50 \text{ pF for ALS, FAST; } 15 \text{ pF for LS}$

FAST is a trademark of Fairchild Camera and Instrument Corporation. MOSAIC I is a trademark of Motorola Inc.

High Performance ALS-TTL-Compatible Macrocell Arrays

In addition to standard logic lines, Motorola also offers a variety of TTL-compatible Macrocell Arrays. These products provide a means for developing economical custom LSI/VLSI logic circuits. Performance is achieved by the combination of an advanced MOSAIC I (Motorola Oxide-Isolated Self-Aligned Implanted Circuit) oxide isolated bipolar integrated circuit process and a series gated emitter-coupled logic (ECL) macrocell circuit technology. Input and output circuits provide level translation to and from the internal array logic for standard TTL/MOS interface.

Each cell within the arrays contains a number of unconnected transistors and resistors. Stored within a computer are the specifications to automatically interconnect these elements forming SSI/MSI logic cells (rather than simple gates) called macrocells. These macrocells take the form of standard logic blocks such as dual type D flip-flops, dual full adders, quad latches and many other pre-defined "library" functions. Presently, the macrocell library for the ALS-TTL arrays contains more than 80 logic functions.

Generating an LSI/VLSI design is simply a matter of selecting the appropriate macrocells and describing the proper interconnection network to implement the design. Motorola's CAD (Computer-Aided-Design) interface provides automatic placement and routing of the cells (intraconnection of the cell itself is automatically accomplished when placed), full logic and fault-testing

MCA500ALS MCA1300ALS MCA2800ALS


capabilities, AC delay simulations, generation of test tapes and custom metallization to complete the IC processing sequence.

The ability to stockpile fully diffused wafers provides a very fast turnaround time (the time from customer notification of a completed design to delivery of finished parts) of currently nine weeks.

ALS-TTL MCA Selection Chart

	MCA 500ALS	MCA 1300ALS	MCA 2800ALS
Configuration			
Max Gate Equivalent	533	1280	2720
Major Macrocells	24	60	130
I/O Ports	57	76	120
Input/Interface Cells	26	40	
Output Macrocells	24	40	
Performance			
Max Gate Delay (M Cell)	4.0 ns	3.0 ns	1.1 ns
Max Toggle Frequency	80 MHz	80 MHz	125 MHz
Maximum Power Dissipation	1.0 W	1.4 W	2.5 W
Packages			
Dual-In-Line	28, 40, 48	40, 48	_
Chip Carrier	68	68, 84	149PG
Temperature Range	0-70°C	0-70°C	0-70°C
Supply Voltage	5.0 V ± 5%	5.0 V ±5%	5.0 V ±5%
Availability	Now	Now	Now

Typical MCA Layout — 1300ALS



LS TTL

SN54LS00 Series (-55 to +125°C) SN74LS00 Series (0 to +70°C)

Suffix: N . . . Plastic (only 74-series) J . . . Ceramic (54/74 series)

Device	Function	Samples	Pins
LS00	Quad 2-Input NAND Gate	Α	14
LS01	Quad 2-Input NAND Gate, Open-Collector	Α .	14
LS02	Quad 2-Input NOR Gate	Α	14
LS03	Quad 2-Input NAND Gate, Open-Collector	Α	14
LS04	Hex Inverter	Α	14
LS05	Hex Inverter, Open-Collector	Α	14
LS08	Quad 2-Input AND Gate	A	14
LS09	Quad 2-Input AND Gate, Open-Collector	A	14
LS10	Triple 3-Input NAND Gate	A	14
LS11	Triple 3-Input AND Gate	A	14
LS12	Triple 3-Input NAND Gate, Open-Collector	A	14
LS13	Dual 4-Input Schmitt Trigger	A	14
LS14	Hex Schmitt Trigger	A	14
LS15	Triple 3-Input AND Gate, Open-Collector		14
LS20	Dual 4-Input NAND Gate	A	14
LS21	Dual 4-Input AND Gate	A	14
LS22	Dual 4-Input NAND Gate, Open-Collector	A.	
LS26	Quad 2-Input NAND, High Voltage		14
LS27	Triple 3-Input NOR Gate	A	14
LS28	Quad 2-Input NOR Buffer	A	14
LS30	8-Input NAND Gate	A	14
LS32	Quad 2-Input OR Gate	A	14
LS33 LS37	Quad 2-Input NOR Buffer, Open-Collector Quad 2-Input NAND Buffer	A	14
LS37	Quad 2-Input NAND Buffer, Open-Collector	A	14
LS40	Dual 4-Input NAND Buffer	Â	14
LS42	1-of-10 Decoder	Â	16
LS42	BCD to 7-Segment Decoder/Driver,	_ ^	,,,
L347	Open-Collector	A	16
LS48	BCD to 7-Segment Decoder/Driver,	^	10
1346	with Pull-Ups	A	16
LS49	BCD to 7-Segment Decoder/Driver,		'
1043	Open-Collector	A	16
LS51	Dual AND-OR-INVERT Gate	Â	14
LS54	3-2-2-3 Input AND-OR-INVERT Gate	Ä	14
LS55	2-Wide 4-Input AND-OR-INVERT Gate	A	14
LS73A	Dual JK Flip-Flop	A	14
LS74A	Dual D Flip-Flop	A	14
LS75	4-Bit Bi-Stable Latch with Q and Q	A	16
LS76A	Dual JK Flip-Flop	A	16
LS77	4-Bit Bi-Stable Latch	A	14
LS78A	Dual JK Flip-Flop with Preset	A	14
LS83A	4-Bit Full Adder	A	16
LS85	4-Bit Magnitude Comparator	Α	16
LS86	Quad Exclusive OR Gate	Α	14
1		I	1

Device	Function	Samples	Pins
LS90	Decade Counter	Α	14
LS91	8-Bit Shift Register Serial-In/Serial-Out	Α	14
LS92	Divide-By-12 Counter	Α	14
LS93	4-Bit Binary Counter	Α	14
LS95B	4-Bit Shift Register	Α	14
LS107A	Dual JK Flip-Flop with Clear	Α	14
LS109A	Dual JK Flip-Flop with Preset	A	16
LS112A	Dual JK Edge-Triggered Flip-Flop	Α	16
LS113A	Dual JK Edge-Triggered Flip-Flop	A	14
LS114A	Dual JK Edge-Triggered Flip-Flop	A	14
LS122	Retriggerable Monostable Multivibrator	A	14
LS123	Dual Retriggerable Monostable		
	Multivibrator	A	16
LS125A	Quad Buffer, Low Enable, 3-State	Â	14
LS126A	Quad Buffer, High Enable, 3-State	Â	14
LS120A	Quad 2-Input Schmitt Trigger	Ä	14
LS132 LS133		Ä	
	13-Input NAND Gate		16
LS136	Quad Exclusive OR Gate, Open-Collector	A	14
LS137	3-Line to 8-Line Decoder/Demultiplexer	A	16
LS138	1-of-8 Decoder/Demultiplexer	Α	16
LS139	Dual 1-of-4 Decoder/Demultiplexer	Α	16
LS145	1-of-10 Decoder/Driver, Open-Collector	Α	16
LS147	10-Line Decimal to 4-Line Priority Encoder	Α	16
LS148	8-Input to 3-Line Priority Encoder	Α	16
LS151	8-Input Multiplexer	Α	16
_S153	Dual 4-Input Multiplexer	Α	16
_S155	Dual 1-of-4 Decoder	A	16
.S156	Dual 1-of-4 Decoder, Open-Collector	A	16
.S157	Quad 2-Input Multiplexer, Non-Inverting	A	16
.S158	Quad 2-Input Multiplexer, Inverting	A	16
.S160	BCD Decade Counter, Asynchronous Reset		
	(9310 Type)	Α	16
.S161A	4-Bit Binary Counter, Asynchronous Reset		
	(9316 Type)	A	16
.S162A	BCD Decade Counter, Synchronous Reset	Ä	16
S163A	4-Bit Binary Counter, Synchronous Reset	Â	16
S164	8-Bit Serial-In/Parallel-Out Shift Register	Â	14
S165	8-Bit Parallel-In/Serial-Out Shift Register	Â	16
S166	8-Bit Parallel-In/Serial-Out Shift Register	Ä	
S168		Ā	16
	Up/Down Decade Counter		16
S169	Up/Down Binary Counter	A	16
.S170	4 x 4 Register File, Open-Collector	A	16
.S173A	4-Bit D Register, 3-State	A	16
.S174	Hex D Flip-Flop with Clear	A	16
S175	Quad D Flip-Flop with Clear	A	16
.S181	4-Bit ALU	Α	24
.S182	Look Ahead Carry Generator	Α	16
S183	Dual Carry/Save Full Adder	Α	14
.S190	Up/Down Decade Counter	Α	16
S191	Up/Down Binary Counter	Α	16
\$192	Up/Down Decade Counter with Clear	Α	16
_S193	Up/Down Binary Counter with Clear	Α	16
S194A	4-Bit Right/Left Shift Register	Α	16
_S195A	4-Bit Shift Register (9300 Type)	Α	16
LS196	Decade Counter, Asynchronously		
	Presettable	Α	14
LS197	4-Bit Binary Counter, Asynchronously		
-519/ 1			

A = Announced

De	evice	Function	Samples	Pins
LS	5221	Dual One-Shot (Very Stable)	Α	16
	S240	Octal Bus/Line Driver, Inverting 3-State	A	20
	5241	Octal Bus/Line Driver, 3-State	A	20
	5242	Quad Bus Transceiver, Inverting, 3-State	Α	14
	5243	Quad Bus Transceiver, Non-Inverting,		
]-`		3-State	A	14
115	S244	Octal Driver, Non-Inverting, 3-State	Α	20
1	5245	Octal Bus Transceiver, Non-Inverting,		
1-		3-State	A	20
119	5247	BCD to 7-Segment Decoder/Driver,		
-`		Open-Collector	Α	16
115	S248	BCD to 7-Segment Decoder/Driver with		
1-		Pull-Ups	A	16
115	5249	BCD to 7-Segment Decoder/Driver,		
-		Open-Collector	Α	16
115	S251	8-Input Multiplexer, 3-State	A	16
	S253	Dual 4-Input Multiplexer, 3-State	A	16
	S256	Dual 4-Bit Addressable Latch	A	16
	S257A	Quad 2-Input Multiplexer, Non-Inverting,	''	
-	JEO	3-State	A	16
ورا	S258A	Quad 2-Input Multiplexer, Inverting 3-State	A	16
	S259	8-Bit Addressable Latch (9334)	Ä	16
	S260	Dual 5-Input NOR Gate	A	14
- 1	S266	Quad Exclusive NOR Gate, Open-Collector	A	14
	S273	Octal D Flip-Flop with Clear	Â	20
	5279	Quad Set/Reset Latch	À	16
	S280	8-Bit Odd/Even Parity Generator/Checker	A	14
	S283	4-Bit Full Adder (Rotated LS83A)	A	16
1	S290	Decade Counter (Divide By 2 and 5)	Â	14
	S293	4-Bit Binary Counter	Â	16
	S295A	4-Bit Shift Register, 3-State	A	14
	5298	Quad 2-Multiplexer, with Output Register	A	16
	5299	8-Bit Shift/Storage Register, 3-State	A	20
	S322A	8-Bit Shift Register with Sign Extend,	''	
[-		3-State	Α	20
115	S323	8-Bit Shift/Storage Register, 3-State	A	20
	5348	8-Input to 3-Line Priority Encoder, 3-State	A	16
- (5352	Dual 4-Multiplexer (Inverting LS153)	Α	16
	5353	Dual 4-Multiplexer (3-State LS352)	A	16
	S365A	Hex Buffer, Common Enable, 3-State	A	16
	3366A	Hex Inverter, Common Enable, 3-State	A	16
	5367A	Hex Buffer, 4-Bit and 2-Bit, 3-State	A	16
	S368A	Hex Inverter, 4-Bit and 2-Bit, 3-State	A	16
1	5373	Octal Transparent Latch, 3-State	A	20
	S374	Octal D Flip-Flop, 3-State	Α	20
	S375	Quad Latch	l a	16
	S377	Octal D Flip-Flop with Enable	A	20
	5378	Hex D Flip-Flop with Enable	A	16
	S379	4-Bit D Flip-Flop with Enable	Α	16
	5385	Quad 4-Bit Adder/Subtractor	A	20
	5386	2-Input Quad/Exclusive OR Gate	A	14
	5390	Dual Decade Counter	A	16
	5393	Dual 4-Bit Binary Counter	A	14
	S395	4-Bit Shift Register, 3-State	A	16
	5398	Quad 2-Input Multiplexer with Output		
`		Register	A	20
L	5399	Quad 2-Input Multiplexer with Output	[
1		Register	Α	16
- 1		•		1

Device	Function	Samples	Pins
LS490	Dual Decade Counter	Α	16
LS540	Octal Buffer/Line Driver, 3-State	Α	20
LS541	Octal Buffer/Line Driver, 3-State	A	20
LS568	Decade Up/Down Counter, 3-State	A	20
LS569	Binary Up/Down Counter, 3-State	A	20
LS604	16-to-8 Multiplexer, 3-State	A	28
LS605	16-to-8 Multiplexer, Open-Collector	Α	28
LS606	16-to-8 Multiplexer, 3-State	Α	28
LS607	16-to-8 Multiplexer, Open-Collector	Α	28
LS620	Octal Transceiver with Storage, 3-State	l A	20
LS621	Octal Transceiver with Storage,		
	Open-Collector	A	20
LS622	Octal Transceiver with Storage,	1 ''	
20022	Open-Collector	Α	20
LS623	Octal Transceiver with Storage, 3-State	Ä	20
LS640	Octal Bus Transceiver, Inverting, 3-State	A	20
LS641	Octal Bus Transceiver, Non-Inverting,	_ ^	20
L3041	Open-Collector	A	20
10042	1 .	_ ^	20
LS642	Octal Bus Transceiver, Inverting,	A	20
1.0040	Open-Collector	_ ^	20
LS643	Octal Bus Transceiver, True, Inverting,	A	20
	3-State	A .	20
LS644	Octal Bus Transceiver, True, Inverting,		
	Open-Collector	Α	20
LS645	Octal Bus Transceiver, Non-Inverting,	١.	
	3-State	Α	20
LS668	Synchronous 4-Bit Up/Down Decade		
1	Counter	Α	16
LS669	Synchronous 4-Bit Up/Down Binary	1	
	Counter	Α	16
LS670	4 x 4 Register File, 3-State	A	16
LS673	16-Bit Serial-In/Serial-Out Shift Register,		
	3-State	A	24
LS674	16-Bit Parallel-In/Serial-Out Shift Register,		
ł	3-State	Α	24
LS682	8-Bit Magnitude Comparator	A	20
LS683	8-Bit Magnitude Comparator,		
[Open-Collector	A	20
LS684	8-Bit Magnitude Comparator	A	20
LS685	8-Bit Magnitude Comparator,		
l	Open-Collector	A	20
LS686	8-Bit Magnitude Comparator with Enable	Α	24
LS687	8-Bit Magnitude Comparator with Enable	A	24
LS688	8-Bit Magnitude Comparator	Α	20
LS689	8-Bit Magnitude Comparator,		
	Open-Collector	l a	20
LS716	Programmable Decade Counter (MC4016)	A	16
LS718	Programmable Binary Counter (MC4018)	A	16
LS724	Voltage Controlled Multivibrator	l A	8
LS748	8-Input to 3-Line Priority Encoder	A	16
LS783*	Synchronous Address Multiplexer	1	
20700	(MC6883)	Α	40
LS795	Octal Buffer (81LS95), 3-State	Â	20
LS796	Octal Buffer (81LS96), 3-State	Â	20
LS797	Octal Buffer (81LS97), 3-State	Â	20
LS797	Octal Buffer (81LS98), 3-State	Ä	20
LS848	8-Input to 3-Line Priority Encoder, 3-State	Â	16
L3048	o-input to 3-Line Friority Encoder, 3-State	۱ ^	١'٥

*74LS only.

FAST TTL

MC54F00 Series (-55 to +125°C) MC74F00 Series (0 to +70°C)

Suffix: N... Plastic (only 74-series)
J... Ceramic (54/74 series)

F02	Device	Function	Samples	Pins
F04	1 1	Quad 2-Input NAND Gate	Α	14
F08		Quad 2-Input NOR Gate	A	14
F10		Hex Inverter	A	14
F11		Quad 2-Input AND Gate	Α	14
F20		Triple 3-Input NAND Gate	A	14
F32		Triple 3-Input AND Gate	A	14
F64		Dual 4-Input NAND Gate	A	14
F74	F32	Quad 2-Input OR Gate	Α	14
F86	F64	4-2-2-3 Input AND-OR-INVERT Gate	Α	14
F109	F74	Dual D Flip-Flop	Α	14
F112			3Q83	14
F113		Dual J-K Flip-Flop w/Preset	Α	16
F114		Dual J-K Flip-Flop	3Q83	16
F138	F113	Dual J-K Flip-Flop	3O83	14
F139	F114	Dual J-K Flip-Flop	3Q83	14
F151 8-Input Multiplexer	F138	1-of-8 Decoder/Demultiplexer	3Q83	16
F153	F139	Dual 1-of-4 Decoder/Demultiplexer	3Q83	16
F157	F151	8-Input Multiplexer	4Q83	16
F158		Dual 4-Input Multiplexer	Α	16
F160	F157	Quad 2-Input Multiplexer	4Q83	16
F161	F158	Quad 2-Input Multiplexer	4Q83	16
F162 BCD Decade Counter, Synchronous Reset 4083 1 1 1 1 1 1 1 1 1		BCD Decade Counter, Asynchronous Reset	4Q83	16
F163	F161	4-Bit Binary Counter, Asynchronous Reset	4083	16
F168	F162	BCD Decade Counter, Synchronous Reset	4Q83	16
F169	F163	4-Bit Binary Counter, Synchronous Reset	4Q83	16
F174	F168	Up/Down Decade Counter	1H84	16
F175	F169	Up/Down Binary Counter	1H84	16
F181	F174		3Q83	16
F182	F175	Quad D Flip-Flop	3Q83	16
F189	F181	4-Bit ALU	1H84	24
F190	F182	Look Ahead Carry Generator	1H84	16
F191	F189	64-Bit RAM/3-State	2H84	16
F192	F190		4083	16
F193			4Q83	16
F194			4Q83	16
F195			4Q83	16
F240 Octal Bus/Line Driver/Inverting/3-State		Universal Shift Register	4Q83	16
F241 Octal Bus/Line Driver/3-State A 2 F242 Quad Bus Transceiver/Inverting/3-State A 1 F243 Quad Bus Transceiver/Non-Inverting/ 3-State A 1 F244 Octal Bus Driver/Non-Inverting/3-State A 2 F245 Octal Bus Transceiver A 2 F251 B-Input Multiplexer/3-State 4Q83 1 F253 Dual 4-Input Multiplexer/3-State A 1			4Q83	16
F242 Quad Bus Transceiver/Inverting/3-State A 1 F243 Quad Bus Transceiver/Non-Inverting/ 3-State 3-State A 1 F244 Octal Bus Driver/Non-Inverting/3-State A 2 F245 Octal Bus Transceiver A 2 F251 B-Input Multiplexer/3-State 4Q83 1 F253 Dual 4-Input Multiplexer/3-State A 1	F240	Octal Bus/Line Driver/Inverting/3-State	Α	20
F243 Quad Bus Transceiver/Non-Inverting/ 3-State A 1 F244 Octal Bus Driver/Non-Inverting/3-State A 2 F245 Octal Bus Transceiver A 2 F251 8-Input Multiplexer/3-State 4Q83 1 F253 Dual 4-Input Multiplexer/3-State A 1	F241	Octal Bus/Line Driver/3-State	Α	20
3-State		Quad Bus Transceiver/Inverting/3-State	Α	14
F244 Octal Bus Driver/Non-Inverting/3-State A 2 F245 Octal Bus Transceiver A 2 F251 8-Input Multiplexer/3-State 4Q83 1 F253 Dual 4-Input Multiplexer/3-State A 1	F243	Quad Bus Transceiver/Non-Inverting/		
F245 Octal Bus Transceiver A 2 F251 8-Input Multiplexer/3-State 4Q83 1 F253 Dual 4-Input Multiplexer/3-State A 1	1			14
F251	1 1			20
F253 Dual 4-Input Multiplexer/3-State A 1				20
			4Q83	16
				16
				16
				16
				14
				20
				16
				20
				20
				16
				16
F353 Dual 4-Input Multiplexer/3-State A 2	F353	Dual 4-Input Multiplexer/3-State	A	20

Device	Function	Samples	Pins
F373	Octal Transparent Latch/3-State	3Q83	16
F374	Octal D Flip-Flop/3-State	Α	16
F378	Hex Parallel D Register w/Enable	3083	20
F379	Quad Parallel Register w/Enable	3083	20
F381	4-Bit ALU	1H84	20
F382	4-Bit ALU	1H84	20
F521	Octal Comparitor	1Q84	20
F533	Octal Transparent Latch/3-State	Α	20
F534	Octal D Flip-Flop/3-State	A	20
F537	1-of-10 Decoder/3-State	1H84	20
F538	1-of-8 Decoder/3-State	1H84	20
F539	1-of-4 Decoder/3-State	1H84	20
F620	Octal Bus Transceiver/Inverting/3-State	3Q83	20
F623	Octal Bus Transceiver/3-State	3Q83	20
F640	Octal Bus Transceiver/Inverting/3-State	3O83	20
F643	Octal Bus Transceiver/Inverting/True/		
	3-State	3Q83	20
F2960	Error Detection and Correction Unit (EDAC)	3Q83	48
F2961	EDAC Bus Buffer, Inverting	1H84	24
F2962	EDAC Bus Buffer, Non-Inverting	1H84	24
F2968	Dynamic Memory Controller	4Q83	48
F2969	Memory Timing Controller w/EDAC	4Q83	48
F2970	Memory Timing Controller w/o EDAC	4Q83	24

ALS TTL

SN54ALS00 Series (-55 to +125°C) SN74ALS00 Series (0 to +70°C)

Suffix: N . . . Plastic (only 74-series)
J . . . Ceramic (54/74 series)

Device	Function	Samples	Pins
ALS00	Quad 2-Input NAND Gate	Α	14
ALS01	Quad 2-Input NAND Gate, Open-Collector	4Q83	14
ALS02	Quad 2-Input NOR Gate	Α	14
ALS03	Quad 2-Input NAND Gate, Open-Collector	A	14
ALS04	Hex Inverter	A	14
ALS05	Hex Inverter, Open-Collector	Α .	14
ALS08	Quad 2-Input AND Gate	Α	14
ALS09	Quad 2-Input AND Gate, Open-Collector	A	14
ALS10	Triple 3-Input NAND Gate	Α	14
ALS11	Triple 3-Input AND Gate	A	14
ALS12	Triple 3-Input NAND Gate, Open-Collector	Α	14
ALS13	Dual 4-Input Schmitt Trigger	4083	14
ALS14	Hex Schmitt Trigger	4Q83	14
ALS15	Triple 3-Input NAND Gate, Open-Collector	A	14
ALS20	Dual 4-Input NAND Gate	A	14
ALS21	Dual 4-Input AND Gate	Α .	14
ALS22	Dual 4-Input NAND Gate, Open-Collector	A	14
ALS27	Triple 3-Input NOR Gate	Α .	14
ALS28	Quad 2-Input NOR Buffer	4083	14
ALS32	Quad 2-Input OR Gate	4083	14
ALS33	Quad 2-Input NOR Buffer, Open-Collector	4083	14

NUMERIC LISTING (continued)

Device	Function	Samples	Pins
ALS37	Quad 2-Input NAND Buffer	Α	14
ALS38	Quad 2-Input NAND Buffer, Open-Collector	Α	14
ALS40	Dual 4-Input NAND Buffer	4Q83	14
ALS51	Dual 2-Wide, 2-3-Input AND-OR-INVERT		
	Gate	Α	14
ALS55	2-Wide, 4-Input AND-OR-INVERT Gate	Α	14
ALS74	Dual D Flip-Flop	Α	14
ALS91	8-Bit Serial-In/Serial-Out Shift Register	1H84	14
ALS109	Dual J-K Flip-Flop w/Preset	4Q83	16
ALS132	Quad 2-Input Schmitt Trigger	4083	14
ALS138	1-of-8 Decoder/Demultiplexer	4Q83	16
ALS139	Dual 1-of-4 Decoder/Demultiplexer	4083	16
ALS151	8-Input Multiplexer	3083	16
ALS153	Dual 4-Input Multiplexer	1084	16
ALS157	Quad 2-Input Multiplexer/Non-Inverting	A	16
ALS158	Quad 2-Input Multiplexer/Inverting	Â	16
ALS160	BCD Decade Counter/Asynchronous Reset		,,,
ALO 100	(9310 Type)	Α	16
ALS161	4-Bit Binary Counter, Asynchronous Reset	^	16
ALSTOT	(9316 Type)	А	16
ALS162	BCD Decade Counter/Synchronous Reset	Ä	
ALS162 ALS163	4-Bit Binary Counter/Synchronous Reset	Ä	16 16
ALS 163 ALS 164	8-Bit Serial-In/Parallel-Out Shift Register	1H84	14
		11104	14
ALS168	4-Bit Up/Down Decade Counter/	4000	
AL C100	Synchronous Reset	4Q83	16
ALS169	4-Bit Up/Down Binary Counter/	4000	
	Synchronous Reset	4083	16
ALS190	Up/Down Decade Counter	A	16
ALS191	Up/Down Binary Counter	A	16
ALS192	Up/Down Decade Counter w/Clear	A	16
ALS193	Up/Down Binary Counter w/Clear	Α	16
ALS238	1-of-8 Decoder/Demultiplexer/(Active High)	4Q83	16
ALS239	Dual 1-of-4 Decoder/Demultiplexer/		
	(Active High)	4Q83	16
ALS240	Octal Bus/Line Driver/Inverting/3-State	Α	20
ALS241	Octal Bus/Line Driver/3-State	A	20
ALS242	Quad Bus Transceiver/Inverting/3-State	A	14
ALS243	Quad Bus Transceiver/Non-Inverting/		
ĺ	3-State	A	14
ALS244	Octal Driver/Non-Inverting/3-State	A	20
ALS245	Octal Bus Transceiver/Non-Inverting/		
	3-State	A	20
ALS251	8-Input Multiplexer/3-State	3Q83	16
ALS253	Dual 4-Input Multiplexer/3-State	1H84	16
ALS257	Quad 2-Input Multiplexer/Non-Inverting/		ĺ
	3-State	1H84	16
ALS258	Quad 2-Input Multiplexer/Inverting/3-State	1H84	16
ALS273	Octal D Flip-Flop w/Clear	Α	20
ALS352	Dual 4-Multiplexer/Inverting ALS153	1H84	16
ALS353	Dual 4-Multiplexer/3-State ALS352	1H84	16
ALS373	Octal Transparent Latch/3-State	3083	20
ALS374	Octal D Flip-Flop/3-State	3Q83	20
ALS377	Octal D Flip-Flop w/Enable	Α	20
ALS533	Octal Transparent Latch/Inverting	1H84	20
ALS534	Octal D-Type Flip-Flop/Inverting	1H84	20
ALS537	1-of-10 Decoder/3-State	1H84	20
ALS538	1-of-8 Decoder/3-State	1H84	20
ALS539	Dual 1-of-4 Decoder/3-State	1H84	20
ALS540	Octal Buffer/3-State	4083	20
ALS541	Octal Buffer/3-State	4083	20
ALS560	4-Bit Decade Counter/3-State	A A	20
ALS561	4-Bit Binary Counter/3-State	Â	20
	8-Bit Latch/3-State	1H84	20
AI SEES	Octal D Flip-Flop/3-State	1H84	20
ALS563		1 1104	20
ALS564			20
ALS564 ALS568	Decade Up/Down Counter 3-State	4Q83	20
ALS564			20 20 20

Device	Function	Samples	Pins
ALS575	Octal D Flip-Flop/Synchronous Clear/		
	3-State	1H84	20
ALS576	Octal D Flip-Flop/Inverting/3-State	1H84	20
ALS577	Octal D Flip-Flop/Inverting/Synchronous		
	Clear/3-State	1H84	20
ALS580	Octal Transparent Latch/Inverting/3-State	1H84	20
ALS620	Octal Transceiver w/Storage/3-State	Α	20
ALS621	Octal Transceiver w/Storage/		
	Open-Collector	Α	20
ALS622	Octal Transceiver w/ Storage/		ļ
	Open-Collector	Α	20
ALS623	Octal Transceiver w/Storage/3-State	Α	20
ALS638	Octal Bus Transceiver/Inverting/3-State	Α	20
ALS639	Octal Bus Transceiver/3-State	Α	20
ALS640	Octal Bus Transceiver/Inverting/3-State	Α	20
ALS641	Octal Bus Transceiver/Non-Inverting/		
	Open-Collector	Α	20
ALS642	Octal Bus Transceiver/Inverting/		
	Open-Collector	Α	20
ALS643	Octal Bus TransceiverTrue/Inverting/3-State	Α	20
ALS644	Octal Bus Transceiver/True/Inverting/		
	Open-Collector	Α	20
ALS646	Octal Transceiver/Latch/Multiplexer/	.,	
	Non-Inverting/3-State	1H84	24
ALS647	Octal Transceiver/Latch/Multiplexer/		
	Non-Inverting/Open-Collector	1H84	24
ALS648	Octal Transceiver/Latch/Multiplexer/		- '
AL0040	Inverting/3-State	1H84	24
ALS649	Octal Transceiver/Latch/Multiplexer/	11104	
AL3043	Inverting/Open-Collector	1H84	24
ALS651	Octal Bus Transceiver/Register/3-State	1H84	24
ALS652	Octal Bus Transceiver/Register/3-State	1H84	24
ALS652 ALS653		1H84	24
ALS654	Octal Bus Transceiver/Register	1H84	24
ALS654 ALS671	Octal Bus Transceiver/Register	11184	24
AL30/1	Bidirectional Shift Register/Latch/	4000	20
41.0070	Multiplexer/3-State	4Q83	20
ALS672	Bidirectional Shift Register/Latch/	4000	
41.0000	Multiplexer/3-State	4Q83	20
ALS690	Decade Counter/Latch/Multiplexer/	Α	
41.0004	Asynchronous Reset/3-State	А	20
ALS691	Binary Counter/Latch/Multiplexer/		••
	Asynchronous Reset/3-State	Α	20
ALS692	Decade Counter/Latch/Multiplexer/		
	Synchronous Reset/3-State	Α	20
ALS693	Binary Counter/Latch/Multiplexer/		
	Synchronous Reset/3-State	Α	20
ALS694	Decade Counter/Latch/Multiplexer/		
	Synchronous/Asynchronous Reset/		
	3-State	Α	20
ALS695	Binary Counter/Latch/Multiplexer/		
	Synchronous/Asynchronous Reset/		
	3-State	Α	20
ALS696	Decade Counter/Register/Multiplexer/		
	3-State	4Q83	20
ALS697	Binary Counter/Register/Multiplexer/3-State	4Q83	20
ALS698	Decade Counter/Register/Multiplexer/		
	3-State	4Q83	20
ALS699	Binary Counter/Register/Multiplexer/3-State	4Q83	20
ALS790	Error Detection and Correction Circuit	see	
		F2960	
ALS873	Octal Transparent Latch	2H84	24
ALS874	Octal D Flip-Flop	2H84	24
ALS876	Octal D Flip-Flop/Inverting	2H84	24
ALS878	Dual 4-Bit D Flip-Flop/Synchronous Clear		
	3-State	2H84	24
75070	3-31818		
	Dual 4-Bit D Flip-Flop/Inverting	21104	
ALS879		2H84	24

TTL Memories

MCM76xxx Series PROM MCM93xxx Series RAM

*Suffix: D . . . Ceramic DIP

P... Plastic DIP

C... 0 to +75°C (Commercial) M... -55 to +125°C (Military)

*Example: MCM7621DC, MCM7621DM, etc.

Device	Function	T _{AA} (ns)	Samples	Pins
MCM27S25	512 x 8 PROM, 3-State, Registered	30/15*	2Q84	24
MCM27S27	512 x 8 PROM, 3-State, Registered	35/20*	2Q84	22
MCM27S35	1k x 8 PROM, 3-State, Registered	35/20*	2Q84	24
MCM27S37	1k x 8 PROM, 3-State, Registered	35/20*	2Q84	24
MCM27S45	2k x 8 PROM, 3-State, Registered	35/20*	1Q84	24
MCM27S47	2k x 8 PROM, 3-State, Registered	35/20*	1Q84	24
MCM7621	512 x 4 PROM, 3-State	70	A	16
MCM7621A	512 x 4 PROM, 3-State	60	A	16
MCM7641	512 x 8 PROM, 3-State	70	Α	24
MCM7641A	512 x 8 PROM, 3-State	60	Α	24
MCM7643	1024 x 4 PROM, 3-State	70	Α	18
MCM7643A	1024 x 4 PROM, 3-State	50	Α	18
MCM7649	512 x 8 PROM, 3-State	70	Α	20
MCM7649A	512 x 8 PROM, 3-State	50	3Q83	20
MCMXXXXX	512 x 8 PROM, 3-State	35	1984	20
MCM7681	1024 x 8 PROM, 3-State	70	Α	24
MCM7681A	1024 x 8 PROM, 3-State	50	3Q83	24
MCMXXXXX	1k x 8 PROM, 3-State	35	1984	24
MCM7685	2048 x 4 PROM, 3-State	70	Α	18
MCM7685A	2048 x 4 PROM, 3-State	55	Α	18
MCM76161	2048 x 8 PROM, 3-State	70	Α	24
MCM76161A	2048 x 8 PROM, 3-State	60	Α	24
MCMXXXXXX	2k x 8 PROM, 3-State	35	1984	24
MCM76165A	4096 x 4 PROM, 3-State	50	3Q83	20
MCM93422	256 x 4 RAM, 3-State	45	Α	22
MCM93L422	256 x 4 RAM, 3-State	60	Α	22
MCM93415	1024 x 1 RAM, Open-Collector	45	Α	18
MCM93425	1024 x 1 RAM, 3-State	45	Α	18

^{*}For Registered PROMs, tsa/tphL (Address setup time propagation delay, clock to output)

Functional Selection

Abbreviations

S = Synchronous

A = Asynchronous

B = Both Synchronous and Asynchronous

2S = 2-State Output

3S = 3-State Output

OC = Open-Collector Output

P = Planned (See Numeric List for latest availability status.)

Inverters

Description	Type of Output	No.	LS	ALS	FAST
Hex	2S OC	04 05	X	X	Х

AND Gates

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	25	08	Х	Х	Х
	oc	09	X	X	
Triple 3-Input	2S	11	×	X	×
	ОС	15	×	×	
Dual 4-Input	2S	21	Х	Х	

NAND Gates

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	25	00	×	×	X
	oc	01	X	X	
	oc	03	X	X	
Quad 2-Input, High Voltage	ос	26	х		
Triple 3-Input	25	10	×	×	X
	oc	12	×	X	
Dual 4-Input	25	20	×	×	х
	oc	22	×	X	
8-Input	25	30	X		
13-Input	2S	133	Х	1	1

OR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	32	Х	Р	Х

NOR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	2	X	X ·	Х
Triple 3-Input	2S	27	X	×	
Dual 5-Input	2S	260	Х		

Exclusive OR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	86	X		Р
	oc	136	X		
	2S	386	X	l	

Exclusive NOR

	Description	Type of Output	No.	LS	ALS	FAST
i	Quad 2-Input	ос	266	Х		

AND-OR-INVERT Gates

Description	Type of Output	No.	LS	ALS	FAST
Dual 2-Wide, 2-Input/3-Input	2S	51	Х	X	
4-Wide, 2-3-2-3-Input	2S	54	Х		
2-Wide, 4-Input	2S	55	х	×	
4-Wide, 4-2-2-3-Input	2S	64			X

Schmitt Triggers

Description	Type of Output	No.	LS	ALS	FAST
Dual 4-Input NAND Gate	2S	13	Х	Р	
Hex, Inverting	2S	14	Х	P	
Quad 2-Input NAND Gate	2S	132	Х	P	

SSI Flip-Flops

Description	Clock Edge	No.	LS	ALS	FAST
Dual D w/Set & Clear	Pos	74	Х	Х	Х
Dual JK w/Set	Neg	113	×		Р
Dual JK w/Clear	Neg Neg	73 107	×		
Dual JK w/Set & Clear	Neg Neg	76 78	×		
	Neg Neg	112 114	×		P
Dual JK w'Set & Clear	Pos	109	×	Р	×

Multiplexers

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-to-1, Non-Inverting	2S 3S	157 257	X	X P	P P
Quad 2-to-1, Inverting	2S 3S	158 258	X X	X P	P P
Dual 4-to-1, Non-Inverting	2S 3S	153 253	X X	P P	×
Dual 4-to-1, Inverting	2S 3S	352 353	X X	P P	×
8-to-1	2S 3S	151 251	X X	P P	P P
Quad 2-to-1 with Output Register	2S 2S 2S	298 398 399	X X X		

Encoders

Description	Type of Output	No.	LS	ALS	FAST
10- to 4-Line BCD	28	147	Х		
8- to 3-Line Priority Encoder	28	148	×		
	38	348	X		
	28	748	X		
	38	848	X		

Register Files

Description	Type of Output	No.	LS	ALS	FAST
4 x 4	OC 3S	170 670	X		

Decoders/Demultiplexers

Description	Type of Output	No.	LS	ALS	FAST
Dual 1-of-4	2S	139	X	P	P
	2S	155	X	ĺ	
	ос	156	X		
	2S	239		P	
	3S	539		P	P
1-of-8	2S	138	×	P	P
	2S	238		P	
ĺ	3S	538		P	P
1-of-8 with Latch	2S	137	х		
1-of-10	2S	42	×		
	38	537		P	P

Latches

	No. of	Type of		· · · · · · · · · · · · · · · · · · ·	T	
Description	Bits	Output	No.	LS	ALS	FAST
Transparent, Non-	4	2S	77	х		
Inverting	8	3S	373	X	P	P
	8	3S	573	ł	P	
Transparent, Inverting	8	3S	533		P	×
	8	3S	563		P	
	8	3S	580		Р	
Transparent, Q and $\overline{\mathbf{Q}}$	4	2S	75	×		
Outputs	4	2S	375	×		ŀ
Quad Set-Reset Latch	4	2S	279	х		
Addressable	8	2S	259	X		
Dual 4-Bit Addressable	4	2S	256	X		
Dual 4-Bit Transparent, Non-Inverting	8	3S	873		Р	
Dual 4-Bit Transparent, Inverting	8	3S	880		Р	

Shift Registers

	No. of	Type of			Mode*					
Description	Bits	Output	SR	SL	Hold	Reset	No.	LS	ALS	FAST
Serial In-Serial Out	8	2S	Х				91	Х	Р	
Serial In-Parallel Out	8	2S	×			A	164	×	P	
Parallel In-Serial Out	8	28	×		X		165	×		
	8	2S	Х		Х	Α	166	X		
	16	35	X	[×	ĺ	674	X		ľ
Parallel In-Parallel Out	4	2S	×			i	95	X		
	4	2S	X	X	×	A	194	X		, P
	4	2S	X			A	195	X		P
	4	3S	X				295	X	1	1
	4	3S	X	Ì		Α .	395	X		
Parallel In-Parallel Out, Bidirectional	8	3S	×	×	X	Α	299	×	ĺ	
	8	3S	x	X	X	S	323	×		P
Sign Extended Bidirectional	8	35	Х		×	Α .	322	Х		
Serial In-Parallel Out with Storage Register	16	2S/3S	Х		X	s	673	Х		
Parallel In-Parallel Out with Storage Register/Mux	4	35	×	×	X	Α	671		P	
• •	4	3S	×	X	X	S	672		P	1

^{*} SR = Shift Right SL = Shift Left

Asynchronous Counters — Negative Edge-Triggered*

Description	Load	Set	Reset	No.	LS	ALS	FAST
Decade (2/5)		Х	×	90	х		
	Х		X	196	X		
		Х	X	290	×		
Dual Decade (2/5)			×	390	х		
Dual Decade		Х	×	490	Х		
Modulo 12 (2/6)			×	92	х		
4-Bit Binary (2/8)			X	93	х		
	Х		X	197	X		
			X	293	Х		
Dual 4-Bit Binary			×	393	х		
Divide-By-N (0-9)	×		×	716*	х		
Divide-By-N (0-15)	х		X	718*	×		

^{*}The 716 and 718 are positive edge-triggered.

Display Decoders/Drivers with Open-Collector Outputs*

Description	No.	LS	ALS	FAST
1-of-10	145	Х		
BCD-to-7 Segment	47	х		
Ü	48*	х		
	49	Х		
	247	Х		ŀ
	248*	Х	İ	
	249	X		

^{*}The 48 and 248 have internal pullup resistors to VCC on their outputs.

Cascadable* Synchronous Counters — Positive Edge-Triggered

Description	Type of Output	Load	Reset	No.	LS	ALS	FAST
Decade	2S	s	Α	160	Х	Х	Р
	2S	s	s	162	×	×	Р
	3S	В	В	560		P	
Decade,	2S	s		168	х	Р	Р
Up/Down	2S	Α		190	×	х	Р
	2S	Α	Α.	192	X	X	P
	3S	S	В	568	×	Р	
	2S	s		668	Х		
4-Bit Binary	2S	S	A	161	×	×	Р
	2S	S	s	163	×	X	P
	3S	В	В	561		P	
4-Bit Binary,	28	s		169	х	P	Р
Up/Down	2S	Α		191	X	×	Р
	2S	Α	Α	193	Х	X	Р
	3S	S	В	569	Х	P	
	2S	S		669	Х		
Decade with	3S	S	Α	690		Р	
Latch/Mux	3S	S	S	692		Р	
	3S	S	S	694		Р	
Decade with	3S	s	Α	696		Р	
Register/Mux	3S	S	S	698		Р	
4-Bit Binary w/	3S	s	Α	691		Р	
Latch/Mux	3S	s	S	693		Р	
	3S	S	S	695		Р	
4-Bit Binary w/	38	s	Α	697		Р	
Register/Mux	3S	S	S	699		Р	

^{*}The 192 and 193 do not provide a clock enable for synchronous cascading.

MSI Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	Clock Enable	No.	LS	ALS	FAST
D-Type, Non-Inverting	4	3S	Α	Х	173	Х		
-	4	2S		X	377	Х	Х	
	6	2S	Α		174	Х		P
	6	2S		Х	378	X		P
	8	2S	Α		273	Х	X	
	8	3S			374	Х	P	X
	8	3S			574		P	
	8	35	S	}	575		P	
D-Type, Inverting	8	35			534		P	l x
5 1,450,g	8	35			564		P	
	8	35			576		Р	-
	8	35	S		577		P	
D-Type, Q and Q Outputs	4	2S	Α	1	175	×		Р
	4	25		x	379	X		Р
Dual 4-Bit, Non-Inverting	8	35	Α		874		P	
	8	35	S		878		Р	
Dual 4-Bit, Inverting	8	38	Α		876		P	
24. (2.1, a	8	35	S		879		P	
Dual 8-Bit with Multiplexers	16	35			604	х		
	16	oc			605	X		
	16	35			606	x		
	16	oc			607	X		1

Arithmetic Operators

Description	No.	LS	ALS	FAST
4-Bit Adder	· 83	Х		
	283	Х		P
4-Bit ALU	181	Х		P
	381			P
	382			P
Look Ahead Carry Generator	182	Х		Р
Quad 4-Bit Adder/Subtracter	385	X		
Dual Carry/Save Full Adder	183	X		
4-Bit Barrel Shifter	350			P

Magnitude Comparitors

Description	Type of Output	P=Q	P>Q	P <q< th=""><th>No.</th><th>LS</th><th>ALS</th><th>FAST</th></q<>	No.	LS	ALS	FAST
4-Bit	25	х	х	Х	85	Х		
8-Bit	2S	X	Х		682	×		
l	oc	X	Х		683	X		
	2S	Х	Х		684	×		
1	oc	X	Х		685	X		İ
	2S	X			521			Р
8-Bit with	2S	x	х		686	х	Į	
Output	oc	X	X		687	×		
Enable	2S	Х			688	×		
	ос	Х			689	Х		

Parity Generators/Checkers

Description	No.	LS	ALS	FAST
9-Bit Odd/Even Parity Generator/ Checker	280	х		Р

Dynamic Memory Support

Description	No.	LS	ALS	Fast
Synchronous Address Multiplexer (MC6883)	783	X		
Error Detection and Correction Circuit (EDAC)	2960			Р
EDAC Bus Buffer	2961			P
	2962			P
Dynamic Memory Controller	2968			P
Dynamic Memory Timing Controller with EDAC	2969			Р
Dynamic Memory Timing Controller without EDAC	2970			Р

VCOs and Multivibrators

Description	No.	LS	ALS	FAST
Retriggerable Monostable Multivibrator	122	×		
Dual 122	123	Х		
Precision Non-Retriggerable Monostable Multivibrator	221	×		
Voltage/Crystal Controlled Oscillator	724	×		

Buffers/Line Drivers

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input NOR	2S OC	28 33	X	P P	
Quad 2-Input NAND	2S OC	37 38	X	X	
Dual 4-Input NAND	28	40	Х	P	
Quad, Non-Inverting	3S 3S	125 126	X X		
Hex, Non-Inverting	3S 3S	365 367	X X		
Hex, Inverting	3S 3S	366 368	X		-
Octal, Non-Inverting	3S 3S 3S 3S 3S	241 244 541 795 797	X X X X	X X P	P P
Octal, Inverting	3S 3S 3S 3S	240 540 796 798	X X X	X P	Р

Transceivers

Description	Type of Output	No.	LS	ALS	FAST
Quad, Non-Inverting	3S	243	x	х	Р
Quad, Inverting	35	242	x	x	P
Octal, Non-Inverting	35	245	х	x	×
	3S	645	х	ì	1 1
	ОС	621.	х	X	
	3S	623	×	X	x
	3S/OC	639		X	
	oc	641	Х	X	
Octal, Inverting	3S	620	x	x	x
	ОС	622	х	X	
	3S/OC	638		X	
	3S	640	х	×	X
	oc	642	X	Х	
	3S	643	Х	X	X
	ОС	644	Х	X	
Octal, Non-Inverting with	3S	646		P	
Register/Mux	ос	647		P	
	3S	652		P	
	OC/3S	654		P	
Octal, Inverting with	35	648		P	
Register/Mux	ос	649		Р	
_	3S	651		Р	
	OC/3S	653		Р	

RAM

Description	Type of Output	No.	LS	ALS	FAST
16-by-4	3S	189			Р
,	oc	289			Р

Circuit Characteristics

SCHOTTKY TTL



CIRCUIT CHARACTERISTICS

FAMILY CHARACTERISTICS

IS TT

The Low Power Schottky (LSTTL) family combines a current and power reduction improvement over standard 7400 TTL by a factor of 5. This is accomplished by using Schottky diode clamping to prevent saturation and advanced processing.

ALS TTI


The Advanced Low Power Schottky TTL family (ALS TTL) provides a 50% power reduction compared to standard 54/74 LS TTL and yet offers improved circuit performance over standard LS due to Motorola's state-of-the-art oxide isolated process (MOSAIC). ALS also differs from LS in that PNP transistors on the input stage are utilized to lower input currents and raise thresholds.

FAST TTL

The FAST Schottky TTL family provides a 75-80% power reduction compared to standard Schottky (54/74S) TTL and yet offers a 20-40% improvement in circuit performance over the standard Schottky due to the MOSAIC process. Also, FAST circuits contain additional circuitry to provide a flatter power/frequency curve. The input configuration of FAST uses a lower input current which translates into higher fanout.

CIRCUIT FEATURES

Circuit features of LS, ALS and FAST are best understood by examining the TTL 2-input NAND gate of each family (Figures 2-1-a,b,c). The input/output circuits of other functions are almost identical.




INPUT CONFIGURATION. Motorola LSTTL circuits do not use the multi-emitter input structure that originally gave TTL its name. Most LS elements use a DTL type input circuit with Schottky diodes to perform the AND function, as exemplified by D3 and D4 in Figure 2-1a. Compared to the classical multi-emitter structure, this circuit is faster and increases the input breakdown voltage. Inputs of this type are tested for leakage with an applied input voltage of 7.0 V and the input breakdown voltage is typically 15 V or more.


The ALS00 differs from the LS00 in that Q6, Q7 and Q8 have been added to reduce input current (I_{|L}) by a factor of 4, and increase input threshold from approximately 1.1 to 1.5 volts.

The F00 input configuration utilizes a PN diode (D5 and D6) rather than the PNP transistor used in ALS. This is required due to the high speed response of FAST™ logic. The PNP transistor, a relatively large device in current bipolar logic technology, has an associated capacitance large enough to make the gate input susceptible to ac noise. The PN diode results in much better ac noise immunity at the expense of increased input current.

Another input arrangement often used in LS MSI has three diodes connected as shown in Figure 2-2. This configuration gives a slightly higher input threshold than that of Figure 2-1a. A third input configuration that is sometimes used in LS TTL employs a vertical PNP transistor as shown in Figure 2-3. As with the ALS input, this arrangement also gives a higher input threshold and has the additional advantage of reducing the amount of current that the signal source must sink. Both the diode cluster arrangement and the PNP input configuration have breakdown voltage ratings greater than 7.0 V.

All inputs are provided with clamping diodes, exemplified by D1 and D2 in Figure 2-1a,b,c. These diodes conduct when an input signal goes negative, which limits undershoot and helps to control ringing on long signal lines following a HIGH-to-LOW transition. These diodes are intended only for the suppression of transient currents and should not be used as steady-state clamps in interface applications. A clamp current exceeding 2 mA and with a duration greater than 500 ns can activate a parasitic lateral NPN transistor, which in turn can steal current from internal nodes of an LS circuit and thus cause logic errors.





INPUT CHARACTERISTICS — Figure 2-4 shows the typical input characteristics of LS, ALS, and FAST™. Typical transfer characteristics can be found in Figure 2-5 and input threshold variation with temperature information is provided in Table 2-1.




FIGURE 2-4
TYPICAL INPUT CURRENT VS. INPUT VOLTAGE




FIGURE 2-5 TYPICAL OUTPUT vs INPUT VOLTAGE CHARACTERISTIC

	-55°C	+25°C	+ 125°C
FAST	1.8	1.5	1.3
ALS	1.8	1.5	1.3
s	1.5	1.3	1.1
LS	1.2	1.0	8.0

TABLE 2.1
TYPICAL INPUT THRESHOLD VARIATION
WITH TEMPERATURE

OUTPUT CONFIGURATION. The output circuitry of LSTTL has several features not found in conventional TTL. A few of these features are discussed below.

Referring to Figures 2-1a,b,c, the base of the pull-down output transistor $\Omega 5$ is returned to ground through $\Omega 3$ and a pair of resistors instead of through a simple resistor. This arrangement is called a squaring network since it squares up the transfer characteristics (Figure 2-5) by preventing conduction in the phase splitter $\Omega 1$ until the input voltage rises high enough to allow $\Omega 1$ to supply base current to $\Omega 5$. The squaring network also improves the propagation delay by providing a low resistance path to discharge capacitance at the base of $\Omega 5$ during turn-off.

The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5k resistor to the output terminals, unlike 74H and 74S where it is returned to ground which is a more power consuming configuration. This configuration allows the output to pull up to one VBE below VCC for low values of output current.

The ALS00 and F00 outputs include clamping diodes to limit undershoot and control ringing on long signal lines. As with the input diode clamps, these diodes are intended for transient suppression only and should not be used as steady state clamps.

The F00 output configuration also includes additional circuitry to improve the rise time and decrease the power consumption at high operating frequencies. This circuit, which consists of Q9, D7, D8, and D9 causes Q5 to off more quickly on LOW to HIGH output transitions.

Figure 2-6 shows the extra circuitry used to obtain the "high Z" condition in 3-state ouputs. When the Output Enable signal is HIGH, both the phase splitter and the Darlington pull-up are turned off. In this condition the output circuitry is non-conducting, which allows the outputs of two or more such circuits to be connected together in a bus application wherein only one output is enabled at any particular time.

FAST™ 3-state outputs have some additional circuitry due to the nature of the environment in which they are used. The effective capacitive load of a 3-state output tends to increase at high bus rates. The addition of Q10 reduces this effect by clamping the base of Q5 low when the device is in the high impedance state. In the high Z state, the output capacitance is about 5 pF for 24 mA outputs and about 12 pF for 64 mA outputs.

An additional feature of many FAST™ 3-state devices is the incorporation of power-up circuitry to guarantee that the output will not sink current if the device is disabled during the application or removal of power.




FIGURE 2-6
TYPICAL 3-STATE OUTPUT CONTROL

OUTPUT CHARACTERISTICS. Figure 2-7 shows the LOW-state output characteristics for LS, ALS and FAST™. For LOW I_{OL} values, the pull-down transistor is clamped out of deep saturation to shorten the turn-off delay. Figure 2-8 shows the HIGH-state output characteristics.




FIGURE 2-7a — OUTPUT LOW CHARACTERISTIC




FIGURE 2-8a — OUTPUT HIGH CHARACTERISTIC




FIGURE 2-7b — OUTPUT LOW CHARACTERISTIC





FIGURE 2-8b — OUTPUT HIGH CHARACTERISTIC

AC SWITCHING CHARACTERISTICS. The propagation through a logic element depends on power supply voltage, ambient temperature, and output load. The effect of each of these parameters on ac propagation is shown in Figures 2-9 through 2-11.

The delay through a logic element will increase to some extent when multiple outputs switch simultaneously due to inductance internal to the IC package. This effect can be seen by comparing Figures 2-11e and 2-11f.

For LS TTL, limits are guaranteed at 25° C, $V_{CC} = 5.0$ V, and CI = 15 pF (normally, resistive load has minimal effect on propagation delay). ALS and FAST™ TTL limits are guaranteed over the commercial or military temperature and supply voltage ranges and with CI = 50 pF.






FIGURE 2-10




FIGURE 2-11f

FIGURE 2-11e*

^{*}Data for Figures 2-11a through 2-11e was taken with only one output switching at a time. Figure 2-11F data was taken with all 8 inputs of the F240 tied together.

Design Considerations Symbol Definitions and Testing

SCHOTTKY TTL



DESIGN CONSIDERATIONS

SELECTING TTL LOGIC. TTL Families may be mixed in a system for optimum performance. For instance, in new designs, ALS would commonly be used in non-critical speed paths to minimize power consumption while FAST™ TTL would be used in high speed paths. The ratio of ALS to FAST™ will depend on overall system design goals.

NOISE IMMUNITY. When mixing TTL families it is often desirable to know the guaranteed noise immunity for both LOW and HIGH logic levels. Table 3.1 lists the guaranteed logic levels for various TTL families and can be used to calculate noise margin. Table 3.2 specifies these noise margins for systems containing LS, S, ALS and/or FAST™ TTL. Note that Table 3.2 represents "worst case" limits and assumes a maximum power supply and temperature variation across the IC's which are interconnected, as well as maximum rated load. Increased noise immunity can be achieved by designing with decreased maximum allowable operating ranges.

TABLE 3.1
Worst Case TTL Logic Levels

Electrical Characteristics

		Milita	ary (—	55 to ±	: 125°C)	Com	mercia	l (0 to	70°C)	
	TTL Families	VIL	VIH	VOL	VOH	VIL	VIH	VOL	VOH	UNITS
TTL	Standard TTL 9000, 54/74	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
HTTL	High Speed TTL 54H/74H	0.8	2.0	0.4	2.4	8.0	2.0	0.4	2.4	V
LPTTL	Low Power TTL 93L00 (MSI)	0.7	2.0	0.3	2.4	8.0	2.0	0.3	2.4	V
STTL	Schottky TTL 54S/74S, 93S00	0.8	2.0	0.5	2.5	8.0	2.0	0.5	2.7	V
LSTTL	Low Power Schottky TTL 54LS/74LS	0.7	2.0	0.4	2.5	8.0	2.0	0.5	2.7	V
ALS TTL (5% VCC)	Advanced LS TTL, 54ALS/74ALS					8.0	2.0	0.5	2.75	V
(10% V _{CC})		0.8	2.0	0.4	2.5	8.0	2.0	0.5	2.5	V
FAST TTL(5% VCC)	Advanced S TTL, 54F/74F					8.0	2.0	0.5	2.7	V
(10% V _{CC})		0.8	2.0	0.5	2.5	8.0	2.0	0.5	2.5	V

V_{OL} and V_{OH} are the voltages generated at the output V_{IL} and V_{IH} are the voltage required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values.

TABLE 3.2a
LOW Level Noise Margins (Military)

To					
From	LS	S	ALS	FAST	Units
LS	300	400	400	400	mV
S	200	300	300	300	mV
ALS	300	400	400	400	mV
FAST™	200	300	300	300	mV

From "VOL" to "VIL"

TABLE 3.2c LOW Level Noise Margins (Commercial)

Т	0				
From	LS	S	ALS	FAST	Units
LS	300	300	300	300	mV
S	300	300	300	300	mV
ALS	300	300	300	300	mV
FAST™	300	300	300	300	mV

From "VOL" to "VII "

TABLE 3.2b
HIGH Level Noise Margins (Military)

То					
From	LS	S	ALS	FAST	Units
LS	500	500	500	500	mV
S	500	500	500	500	mV
ALS	500	500	500	500	mV
FAST™	500	500	500	500	mV

From "VOH" to "VIH"

TABLE 3.2d
HIGH Level Noise Margins (Commercial)

To	urgins ,	0011111	ici ciui,		
From	LS	s	ALS	FAST	Units
LS	700	700	700	700	mV
S	700	700	700	700	mV
ALS (5% V _{CC})	750	750	750	750	mV
FAST (5% V _{CC})	700	700	700	700	mV
ALS (10% VCC)	500	500	500	500	mV
FAST (10% VCC)	500	500	500	500	m۷

From "VOH" to "VIH"

POWER CONSUMPTION. With the exception of ECL, all logic families exhibit increased power consumption at high frequencies. Figure 3.1 shows this characteristic for common logic families. As indicated in the figure, TTL devices are more efficient at high frequencies than CMOS.




FIGURE 3-1
AVERAGE GATE POWER DISSIPATION
Versus FREQUENCY

FAN-IN AND FAN-OUT. In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values:

Input loading and output drive factors of all products described in this handbook are related to these definitions.

EXAMPLES — INPUT LOAD

- 1. A 7400 gate, which has a maximum I_{|L} of 1.6 mA and I_{|H} of 40 μ A is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
- 2. The 74LS95B which has a value of $I_{IL} = 0.8$ mA and I_{IH} of $40 \mu A$ on the CP terminal, is specified as having an input LOW load factor of

$$\frac{0.8 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.5 U.L. and an input HIGH load factor of $\frac{40 \mu A}{40 \mu A}$ or 1 U.L.

3. The 74LS00 gate which has an I_{IL} of 0.4 mA and an I_{IH} of 20 µA, has an input LOW load factor of

$$\frac{0.4 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.25 U.L. an input HIGH load factor of $\frac{20 \mu A}{40 \mu A}$ or 0.5 U.L.

EXAMPLES — OUTPUT DRIVE

 The output of the 7400 will sink 16 mA in the LOW (logic "0") state and source 800 μA in the HIGH (logic "1") state. The normalized output LOW drive factor is therefore

$$\frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{800 \,\mu\text{A}}{40 \,\mu\text{A}}$$
 or 20 U.L.

The output of the 74LS00 will sink 8.0 mA in the LOW state and source 400 μA in the HIGH state. The normalized output LOW
drive factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}}$$
 or 5 U.L.

and the output HIGH drive factor is

$$\frac{400\,\mu\text{A}}{40\,\mu\text{A}}$$
 or 10 U.L.

Relative load and drive factors for the basic TTL families are given in Table 3.3.

F4840 V	INPUT	LOAD	OUTPUT DRIVE		
FAMILY	HIGH	LOW	HIGH	LOW	
74LS00	0.5 U.L.	0.25 U.L.	10 U.L.	5 U.L.	
7400	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
9000	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
74H00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	
74S00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	
74 ALS	0.5 U.L.	0.0625 U.L.	10 U.L.	5 U.L.	
74 FAST	0.5 U.L.	0.375 U.L.	25 U.L.	12.5 U.L.	

TABLE 3.3

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

WIRED-OR APPLICATIONS. Certain TTL devices are provided with an "open" collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pull-up resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between maximum value (established to maintain the required V_{OH} with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(MIN)} = \frac{V_{CC(MAX)} - V_{OL}}{I_{OL} - N_2(LOW) \bullet 1.6 \text{ mA}} \qquad R_{X(MAX)} = \frac{V_{CC(MIN)} - V_{OH}}{N_1 \bullet I_{OH} + N_2(HIGH) \bullet 40 \,\mu\text{A}}$$

where:

R_X = External Pull-up Resistor

N₁ = Number of Wired-OR Outputs

N2 = Number of Input Unit Loads (U.L.) being Driven

IOH = ICEX = Output HIGH Leakage Current

IOL = LOW Level Fan-out Current of Driving Element

VOL = Output LOW Voltage Level (0.5 V) VOH = Output HIGH Voltage Level (2.4 V)

V_{CC} = Power Supply Voltage

Example: Four 74LS03 gate outputs driving four other LS gates or MSI inputs.

$$R_{X(MIN)} = \frac{5.25 \text{ V} - 0.5 \text{ V}}{8 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}} = 742 \Omega$$

$$R_{X(MAX)} = \frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \cdot 100 \mu\text{A} + 2 \cdot 40 \mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}} = 4.9 \text{ k}\Omega$$
where:
$$N_1 = 4$$

$$N_2 \text{ (HIGH)} = 4 \cdot 0.5 \text{ U.L.} = 2 \text{ U.L.}$$

$$N_2 \text{ (LOW)} = 4 \cdot 0.25 \text{ U.L.} = 1 \text{ U.L.}$$

$$I_{OH} = 100 \mu\text{A}$$

$$I_{OL} = 8 \text{ mA}$$

$$V_{OL} = 0.5 \text{ V}$$

$$V_{OH} = 2.4 \text{ V}$$

Any value of pull-up resistor between 742 Ω and 4.9 k Ω can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

UNUSED INPUTS. For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

- Connect unused input to V_{CC}. LS, ALS and FAST™ TTL inputs have a breakdown voltage > 7.0 V and require, therefore, no series resistor.
- 2. Connect the unused input to the output of an unused gate that is forced HIGH.

CAUTION: Do not connect an unused LS, ALS or FAST ** input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

INPUT CAPACITANCE. As a rule of thumb, LS, ALS and FAST™ TTL inputs have an average capacitance of 5 pF for DIP packages. For an input that serves more than one internal function, each additional function adds approximately 1.5 pF.

LINE DRIVING — Because of its superior capacitive drive charateristics, TTL logic is often used in line driving applications which require various termination techniques to maintain signal integrity. Parameters associated with this application are listed in Table 3.4.

It is also often necessary to construct load lines to determine reflection waveforms in line driving applications. The input and output characteristic graphs of section 2 (Figs. 2-4, 2-7 and 2-8) can be very useful for this purpose.

OUTPUT RISE AND FALL TIMES provide important information in determining reflection waveforms and crosstalk coefficients. Typical rise and fall times are approximately 6.0 ns for ALS and LS and about 2.0 ns for FAST with a 50 pF load (measured 10-90%). Output rise and fall times become longer as capacitive load is increased.

INTERCONNECTION DELAYS. For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally $100~\Omega$ to $200~\Omega$), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, where upon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.

(ALL MAXIMUM RATINGS)		L	LS				FAST		
Characteristic	Symbol	54LSxxx	74LSxxx	54ALxxx	74AI	Sxxx	54Fxxx	74Fxxx	Unit
Operating Voltage Range	VCC	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 5%	Vdc
Output Drive:	ЮН	-0.4	-0.4	-0.4	-0.4	-0.4	-1.0	-1.0	mA
Standard Output	lOL	4.0	8.0	4.0	8.0	8.0	20	20	mA
	1 _{sc}	-20 to -100	-20 to -100	-25 to -150	-25 to -150	-25 to -150	-60 to -150	-60 to -150	mA
	ЮН	- 12	- 15	- 12	- 12	- 15	-12	- 15	mA
Buffer Output	lOL	12	24	12	12	24	48	64	mA
	Isc	-40 to -225	-40 to -225	-50 to -225	-50 to -225	-50 to -225	-100 to -225	-100 to -225	mA
Buffer Line Driving									
Capability:						1			
Minimum Rt into 2.5 v		178	84	178	84	84	43	32	Ω
Minimum Rt into 5.0 v		381	189	381	189	189	95	71	Ω

TABLE 3.4
OUTPUT CHARACTERISTICS FOR SCHOTTKY TTL LOGIC

If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transition. Thus, in a worst-case situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

LS	ALS	FAST
-65° C to $+150^{\circ}$ C	-65°C to +150°C	-65°C to +150°C
-55°C to +125°C	-55°C to +125°C	-55°C to +125°C
-0.5 V to +7.0 V	-0.5 V to +7.0 V	-0.5 V to +7.0 V
-0.5 V to 15 V	−0.5 V to 5.5 V	-0.5 V to 5.5 V
-30 mA to +5.0 mA	-30 mA to +5.0 mA	-30 mA to +5.0 mA
-0.5 V to + 10 V	-0.5 V to +5.5 V	-0.5 V to +5.5 V
5.5 V	5.5 V	5.5 V
	-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to 15 V -30 mA to +5.0 mA -0.5 V to +10 V	-65°C to +150°C -65°C to +150°C -55°C to +125°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +7.0 V -0.5 V to 15 V -0.5 V to 5.5 V -30 mA to +5.0 mA -30 mA to +5.0 mA -0.5 V to +10 V -0.5 V to +5.5 V

*Either input voltage limit or input circuit limit is sufficient to protect the inputs — Circuits with 5.5 V maximum limits are listed below.

Device types having inputs limited to 5.5 V are as follows:

SN74LS242/243, SN74LS245 -- Inputs

- Inputs connected to outputs.

SN74LS640/641/642/645

Inputs connected to outputs.

SN74LS299/322A/323

Certain Inputs.

SN74LS673/674

Certain Inputs.

DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATABOOK

CURRENTS — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

lcc	Supply Current — The current flowing into the V _{CC} supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.
ΙΉ	Input HIGH current — The current flowing into an input when a specified HIGH voltage is applied.

I_{|L} Input LOW current — The current flowing out of an input when a specified LOW voltage is applied.

Output HIGH current. The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the I_{OH} is the current flowing out of an output which is in the HIGH state.

Output LOW current — The current flowing into an output which is in the LOW state.

Output short-circuit current — The current flowing out of an output which is in the HIGH state when that output is short circuit to ground (or other specified potential).

Output off current HIGH — The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.

Output off current LOW — The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

VOLTAGES — All voltages are referenced to ground. Negative voltage limits are specified as absolute values (*i.e.*, -10 V is greater than -1.0 V).

V_{CC} **Supply voltage** — The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

V_{IK(MAX)} Input clamp diode voltage — The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.

VIH Input HIGH voltage — The range of input voltages that represents a logic HIGH in the system.

V_{IH(MIN)} Minimum input HIGH voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

VII Input LOW voltage — The range of input voltages that represents a logic LOW in the system.

V_{IL(MAX)} Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

VOH(MIN) Output HIGH voltage — The minimum voltage at an output terminal for the specified output current IOH and at the minimum value of VCC.

VOL(MAX) Output LOW voltage — The maximum voltage at an output terminal sinking the maximum specified load current IOL.

V_{T+} **Positive-going threshold voltage** — The input voltage of a variable threshold device (*i.e.,* Schmitt Trigger) that is interpreted as a V_{IH} as the input transition rises from below V_{T-(MIN)}.


 V_{T-} Negative-going threshold voltage — The input voltage of a variable threshold device (*i.e.*, Schmitt Trigger) that is interpreted as a V_{IL} as the input transition falls from above $V_{T+(MAX)}$.

tPLH Propagation delay LOW-TO-HIGH:

The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic HIGH.

tPHL Propagation delay HIGH-TO-LOW:

The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic LOW.




t_{Γ} Waveform Rise Time:

LOW to HIGH logic transition time, measured from the 10% to 90% points of the waveform.

tf Waveform Fall Time:

HIGH to LOW logic transition time, measured the 90% to the 10% points of the waveform.




tPHZ Output disable time: HIGH to Z

The time delay between the specified amplitude point on the enable input and when the output falls 0.5 V (0.3 V for FAST) from the steady-state HIGH level.

tPZH Output enable time: Z to HIGH

The time delay between the specified amplitude points on the enable input and the output, when the output is going from a disabled state to a logic HIGH state.




tPLZ Output disable time: LOW to Z

The time delay between the specified amplitude point on the enable input and when the output rises 0.5 V (0.3 V for FAST) from the steady-state LOW level.


tpzL Output enable time: Z to LOW

The time delay between the specified amplitude points on the enable input and the output when the output is going from a disabled state to a logic LOW state.



trec Recovery time

Time required between an asynchronous signal (SET, RESET, CLEAR or PARALLEL load) and the active edge of a synchronous control signal, to insure that the device will properly respond to the synchronous signal.




th Hold Time

The interval of time from the active edge of the control signal (usually the clock) to when the data to be recognized is no longer required to ensure proper interpretation of the data. A negative hold time indicates that the data may be removed at some time prior to the active edge of the control signal.


t_S Setup time

The interval of time during which the data to be recognized is required to remain constant prior to the active edge of the control signal to ensure proper data recognition.



tw or

The time between the specified amplitude points (1.3 V for LS & ALS, 1.5 V for FAST) on the leading and trailing edges of a pulse.



fMAX

Toggle frequency/operating frequency

The maximum rate at which clock pulses meeting the clock requirements (i.e., twH, twL, and tr, tf) may be

applied to a sequential circuit. Above this frequency the device may cease to function.

 $f_{\mbox{MAX}}$ min


Guaranteed maximum clock frequency

The lowest possible value for fMAX.

TESTING

DC TEST CIRCUITS

The following test circuits and forcing functions represent Motorola's typical DC test procedures



- *The test for I_O (ALS devices) is performed in the same manner as I_{OS} except 2.25 volts is forced on the output instead of 0.0 V.
- **Unless otherwise indicated, input conditions are selected to produce a worst case condition.


AC TEST CIRCUITS The following test circuits and conditions represent Motorola's typical test procedures. AC waveforms and terminology can be found on pages 3-8 to 3-10.

Proper testing requires that care be taken in the construction of AC test fixtures. This is especially true of FAST™ TTL.


Maintaining a 50 Ω environment on the ac test fixture, as well as the use of multilayer boards with internal V_{CC} and ground planes is highly recommended for FASTTM TTL. Bypassing with both electrolytic and high quality RF type capacitors should be provided on the board. Lead lengths for all components should be kept as short as possible (Motorola uses and recommends chip capacitors and resistors for ac test fixtures). Following these rules will result in cleaner waveforms as well as better correlation between Motorola and the FASTTM TTL consumer.

LS TEST CIRCUITS

Test Circuit for Standard Output Devices




Test Circuit for Open Collector Output Devices



*includes all probe and jig capacitance

Optional LS Load (Guaranteed-Not Tested)




PULSE GENERATOR SETTINGS (UNLESS OTHERWISE SPECIFIED)

	LS	ALS	FAST
Frequency =	1MHZ	1MHZ	1MHZ
Duty Cycle =	50%	50%	50%
$1TLH(t_r) =$	6 ns (15)*	6ns	2.5ns
1 _{THL} (t _f) =	6ns (15)*	6ns	2.5ns
Amplitude =	0 to 3 V	0 to 3 V	0 to 3 V

*The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

ALS and FAST TEST CIRCUITS



*includes all probe and jig capacitance

Note: for ALS open collector outputs with I_{OL} = 8 mA, replace R1 and R2 with 1000 Ω resistors.


4

SCHOTTKY TTL



LS Data Sheets





SN54LS00 SN74LS00

QUAD 2-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	lESI C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Input LOW Voltage		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
*UH	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V _{CC} = MAX, V	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	N = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current Total, Output HIGH				1.6	mA	V _{CC} = MAX		
	Total, Output LOW				4.4		VCC IVIAX		

SYMBOL	PARAMETER		LIMITS			TEST COMPLIANC	
	FARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF	





SN54LS01 SN74LS01

QUAD 2-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CNDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	٧	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
loн	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _{OH} = MAX	
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
liL .	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6 4.4	mA	V _{CC} = MAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V		
^t PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$		





SN54LS02 SN74LS02

QUAD 2-INPUT NOR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	−55 0	25 25	1·25 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER		1	LIMITS		UNITS	TECT	ONDITIONS	
SYMBOL	PARAMETER	l	MIN	TYP	MAX	UNITS	IESI C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VĮL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	= -18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VUН	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA		
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				3.2 5.4	mA	V _{CC} = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS		
STIMBUL	FARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V		
^t PHL	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF		





SN54LS03 SN74LS03

QUAD 2-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	TEST	CNDITIONS
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	\ \	All Inputs	
V _{IK}	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
lcc	Power Supply Current Total, Output HIGH Total, Output LOW	!			1.6 4.4	mA.	V _{CC} = MAX	

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$





SN54LS04 SN74LS04

HEX INVERTER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS					
SYMBOL	PARAMETER	l	MIN	TYP	MAX	UNITS	TEST C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V.	V _{CC} = MIN, I _{OH} = MAX, V _{IN} =		
∙он	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table	Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
կլ	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				2.4 6.6	mA	V _{CC} = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF





SN54LS05 SN74LS05

HEX INVERTER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	TEST	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
ЮН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _{OH} = MAX	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
۱н	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
lcc	Power Supply Current Total, Output HIGH				2.4	mA	V _{CC} = MAX	
	Total, Output LOW				6.6			

SYMBOL	DADAMETED		LIMITS			TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V
tPHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 pF$, $R_L = 2.0 k\Omega$





SN54LS08 SN74LS08

QUAD 2-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAAROL	DADAMETER	•		LIMITS		LINUTC	TEST CONDITIONS		
SYMBOL	PARAMETER	í	MIN	TYP	MAX	UNITS	TEST C	UNDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Inp	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	= -18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{CC}$		
VOH	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
•					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
l _{IL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				4.8 8.8	mA	V _{CC} = MAX		

SYMBOL	PARAMETER	LIMITS			LINITC	TEST COMPITIONS
STWIBOL	PARAIVIETER	MIN	MIN TYP MAX UNITS TE		TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	20	ns	$C_L = 15 pF$





SN54LS09 SN74LS09

QUAD 2-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAMETER	١	MIN	TYP	MAX	UNITS	lESI C	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
ЮН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _{OH} = MAX	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V$	N = 2.7 V
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				4.8 8.8	mA	V _{CC} = MAX	

CVMPOL	PARAMETER		LIMITS			TEST CONDITIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		20	35	ns	V _{CC} = 5.0 V
tPHL	Turn On Delay, Input to Output		17	35	ns	$C_{L} = 15 \text{ pF}, R_{L} = 2.0 \text{ k}\Omega$





SN54LS10 SN74LS10

TRIPLE 3-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMBOL	DADAMETER	,		LIMITS		LINITO	TEST CONDITIONS Guaranteed Input HIGH Voltage for All Inputs		
SYMBOL	PARAMETER	·	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V			
.,		54			0.7	.,	,	ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	V _{CC} = MIN, I _{IN} = -18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{CC}$		
*OH	Output High Voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	N = 7.0 V	
ll L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.2	mA	V _{CC} = MAX		

CVAADOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		9.0	15	ns	$V_{CC} = 5.0 V$	
tPHL	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF	





SN54LS11 SN74LS11

TRIPLE 3-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	1EST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
					0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VUH	Output morn voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
				0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_1$	N = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
I _I L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				3.6 6.6	mA	V _{CC} = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
31MBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	20	ns	C _L = 15 pF





SN54LS12 SN74LS12

TRIPLE 3-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	FARAIVIETER	١	MIN	TYP	MAX	UNITS	1231 C		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage f All Inputs		
					0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
.,	0	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
lıL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.4	- mA	V _{CC} = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$



DESCRIPTION — The SN54LS/74LS13 and SN54LS/74LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.


SN54LS/74LS13 SN54LS/74LS14

SCHMITT TRIGGERS DUAL GATE/HEX INVERTER


LOW POWER SCHOTTKY

LOGIC AND CONNECTION DIAGRAMS

SN54LS/74LS13



SN54LS/74LS14



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)


GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
31MBOL	FANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V_{T+}	Positive-Going Threshol	ld Voltage	1.5		2.0	V	V _{CC} = 5.0 V	
V _T -	Negative-Going Thresho	old Voltage	0.6		1.1	V	V _{CC} = 5.0 V	
V _T +-V _T -	Hysteresis		0.4	0.8		V	V _{CC} = 5.0 V	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$	
Vou	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$	
VOH	Output high voitage	74	2.7	3.4		V	$VCC = VIIIV, IOH = -400 \mu A, VIN = VIL$	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
*OL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
lT+	Input Current at			-0.14		mA	$V_{CC} = 5.0 \text{ V, } V_{IN} = V_{T+}$	
'1+	Positive-Going Threshold		ļ	0.14		l line	$^{\diamond}CC = 5.0 \text{ V}, \text{ VIN} = \text{VT}_{+}$	
IT-	Input Current at			-0.18		mA	$V_{CC} = 5.0 \text{ V, } V_{IN} = V_{T_{-}}$	
'1-	Negative-Going Thresho	old		-0.18			$^{\circ}CC = 6.0 \text{ V}, \text{ VIN} = \text{VT}.$	
lн	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
חוי	input mon current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
	Power Supply Current							
lcc	Total, Output HIGH	LS13		2.9	6.0			
	,	LS14		8.6	16	mA	VCC = MAX	
	Total, Output LOW	LS13		4.1	7.0			
	. Star, Sarpat LOV	LS14		12	21			

SYMBOL	DADAMETER	M	ΑX	UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	LS13	LS14	UNITS	TEST CONDITIONS	
^t PLH	Propagation Delay, Input to Output	22	22	ns	V _{CC} = 5.0 V	
t _{PHL}	Propagation Delay, Input to Output	27	22	ns	C _L = 15 pF	



V_{IN} VERSUS V_{OUT} TRANSFER FUNCTION




Fig. 1

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS

POWER SUPPLY VOLTAGE




Fig. 2

THRESHOLD VOLTAGE HYSTERESIS VERSUS

TEMPERATURE





Fig. 3





SN54LS15 SN74LS15

TRIPLE 3-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/4/001	DADAMETER			LIMITS		LINUTO	TEST CONDITIONS	
SYMBOL	PARAMETER	í	MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
					0.7	.,		ut LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
ЮН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _{OH} = MAX	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V
l _I H	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
Power Supply Current ICC Total, Output HIGH					3.6	mA	V _{CC} = MAX	
	Total, Output LOW				6.6			

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	FARAWETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _{PLH}	Turn Off Delay, Input to Output		20	35	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output		17	35	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	





SN54LS20 SN74LS20

DUAL 4-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
Viv. Input LOW/Voltage		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
*UH	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
I _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
Power Supply Current Total, Output HIGH					0.8	mA	V _{CC} = MAX		
00	Total, Output LOW				2.2	IIIA	ACC = INIXX		

SYMBOL	PARAMETER	1	LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	15	ns	$C_L = 15 pF$





SN54LS21 SN74LS21

DUAL 4-INPUT AND GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC,	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINITO	TEST CONDITIONS		
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
Vik	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		I = MAX, VIN = VIF	
топ	Output Filder Voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
l _I L	Input LOW Current	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				2.4 4.4	mA	V _{CC} = MAX		

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	FANAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V		
^t PHL	Turn On Delay, Input to Output		10	20	ns	$C_L = 15 pF$		





SN54LS22 SN74LS22

DUAL 4-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINITO	TECT	ONDITIONS
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIН	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
^І ОН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _O	H = MAX
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	V _{CC} = MAX, V	N=2.7 V
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
IIL .	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
Power Supply Currer Total, Output HIGH					0.8	mA	V _{CC} = MAX	
	Total, Output LOW			l	2.2	""	1.00	

SYMBOL	PARAMETER	LIMITS			LINITO	TEST CONDITIONS
31WIBOL	PARAMETER	MIN	TYP MAX UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega$





*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS26 SN74LS26

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			15	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LIMITO	TEST COMPLIANCE		
STIMBUL	PARAMETER	FARAIVIETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7		1 -	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	V _{CC} = MIN, I _{IN} =-18 mA	
ЮН	Output HIGH Current	54,74			1000	μΑ	V _{CC} = MIN, V _{OH} = MAX		
-011	Output mon current	54,74			50	μΑ	V _{CC} = MIN, V _O	H = 12 V	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.4 V	
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
lcc	Power Supply Current Total, Output HIGH				1.6	mA	V _{CC} = MAX		
	Total, Output LOW				4.4	11173	VCC WAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$	





SN54LS27 SN74LS27

TRIPLE 3-INPUT NOR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5 O 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	CNIDITIONS	
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for	
		54			0.7			out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	= -18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
V OH	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
4L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH				4.0	mA	V _{CC} = MAX		
	Total, Output LOW				6.8		ACC = IMAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	ONITS	TEST CONDITIONS
t _{PLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF





SN54LS28 SN74LS28

QUAD 2-INPUT NOR BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-1.2	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINITO	TEST CONDITIONS	
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
Vik	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, IIN	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} =$	
VОН	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth Tab	Table
		54,74		0.25	0.4	٧	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH				3.6	mA	V _{CC} = MAX	
	Total, Output LOW		1	1	13.8		1	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS
STIVIBUL	PARAIVIETER	MIN	TYP MAX UNITS LEST CONDITI	TEST CONDITIONS		
^t PLH	Propagation Delay		12	24	ns	V _{CC} = 5.0 V
^t PHL	Propagation Delay		12	24	ns	$C_L = 45 \text{ pF, R}_L = 667 \Omega$





SN54LS30 SN74LS30

8-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
¹ ОН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	,		LIMITS		UNITS	TEST	CAIDITIONS
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for
		54			0.7		Guaranteed Inp	out LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
VOH	Output High Voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table
		54,74		0.25	0.4	٧	1 _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ИН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
l _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
^l cc	Power Supply Current Total, Output HIGH				0.5	mA	V _{CC} = MAX	
	Total, Output LOW		1		1.1		ACC — INIVA	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
SYMBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		13	20	ns	C _L = 15 pF





SN54LS32 SN74LS32

QUAD 2-INPUT OR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETER			LIMITS		UNITS	TECT	ONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	lESI C	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for
		54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{OH}$	
*OH	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V$	IN = 2.7 V
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	N = 7.0 V
կլ	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				6.2 9.8	mA	V _{CC} = MAX	

SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		14	22	ns	$V_{CC} = 5.0 \text{ V}$
t _{PHL}	Turn On Delay, Input to Output		14	22	ns	$C_L = 15 pF$





*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS33 SN74LS33

QUAD 2-INPUT NOR BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lor	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TECT	CNDITIONS
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	IEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7		Guaranteed Inp	out LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
ЮН	Output HIGH Current	54,74			250	μΑ	$V_{CC} = MIN, V_{OH} = MAX$	
		54,74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	VIN = VIL or VIH per Truth Table
		•			20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΙН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
ΊL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
lcc	Power Supply Current Total, Output HIGH				3.6	mA	V _{CC} = MAX	
	Total, Output LOW				13.8			

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
STIVIBUL	PARAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		20	32	ns	$V_{CC} = 5.0 \text{ V}, R_{L} = 667 \Omega$
^t PHL	Turn On Delay, Input to Output		18	28	ns	C _L == 45 pF





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS37 SN74LS37

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-1.2	mA
lor	Output Current — Low	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	TEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage for	
.,		54			0.7	.,		out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V		
VОН	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	٧	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	IN = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
IIL.	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	N = 0.4 V	
los	Short Circuit Current		- 30		-130	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH				2.0	mA	V _{CC} = MAX		
	Total, Output LOW		1	<u> </u>	12		VCC - WAX		

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25\,^{\circ}\mbox{\scriptsize C}$

CVMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		12	24	ns	$V_{CC} = 5.0 \text{ V}, R_L = 667 \Omega$
^t PHL	Turn On Delay, Input to Output		12	24	ns	$C_L = 45 \text{ pF}$





*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS38 SN74LS38

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	IEST	ONDITIONS
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	= −18 mA
loн	Output HIGH Current	54,74			250	μΑ	$V_{CC} = MIN, V_{OH} = MAX$	
		54,74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V$	N = 2.4 V
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
ηL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				2.0	mA	V _{CC} = MAX	

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		20	32	ns	$V_{CC} = 5.0 \text{ V}, R_{L} = 667 \Omega$		
^t PHL	Turn On Delay, Input to Output		18	28	ns	$C_L = 45 pF$		





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS40 SN74LS40

DUAL 4-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-1.2	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	PARAMETER		TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =-18 mA		
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
*UH	Output mon voltage	74	2.7	3.5		V	or V _{IL} per Truth	or V _{IL} per Truth Table	
	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,	
VOL		74		0.35	0.5	V	I _{OL} = 24 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 \text{ V}$		
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 \text{ V}$		
lլL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
'cc	Power Supply Current Total, Output HIGH				1.0	mA	Voc = MAX		
00	Total, Output LOW				6.0]	$V_{CC} = MAX$		

SYMBOL	PARAMETER		LIMITS		UNITS	TECT CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		12	24	ns	$V_{CC} = 5.0 \text{ V}, R_{L} = 667 \Omega$		
^t PHL	Turn On Delay, Input to Output		12	24	ns	$C_L = 45 pF$		



DESCRIPTION — The LSTTL/MSI SN54LS/74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- MULTI-FUNCTON CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **FFFFCTS**

SN54LS42 SN74LS42

ONE-OF-TEN DECODER

LOW POWER SCHOTTKY

LOGIC SYMBOL



 $V_{CC} = Pin 16$ GND = Pin 8

PIN NAMES

LOADING (Note a) HIGH LOW $A_0 - A_3$ Address Inputs 0.5 U.L. 0.25 U.L. $\overline{0}$ to $\overline{9}$ Outputs, Active LOW (Note b) 10 U.L. 5(2.5) U.L.


NOTES:

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM V_{CC} = Pin 16 GND = Pin 8 = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs

The most significant input A_3 produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The A_3 input can also be used as the Data input in an 8-output demultiplexer application.

TRUTH TABLE

A ₀	Α1	Α2	А3	ō	ī	2	3	4	5	6	7	8	9
L	L	L	L.	L	Н	Н	Н	Н	Н	Н	Н	Н	н
н	L	L	L	н	L	Н	н	н	н	н	н	н	н
L	н	L	L	н	н	L	н	Н	Н	Н	н	Н	н
н	Н	L	L	н	Н	Н	L	н	Н	Н	Н	н	н
L	L	Н	L	н	н	н	Н	L	н	Н	Н	Н	н
н	L	Н	L	н	н	Н	н	Н	L	Н	Н	Н	н
L	н	Н	L	н	Н	н	Н	Н	Н	L	Н	Н	н
н	н	Н	L	н	н	н	н	Н	Н	н	L	н	Н
L	L	L	н	н	н	Н	Н	Н	Н	н	Н	L	Н
н	L	L	н	н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	н	L	н	н	н	н	Н	Н	Н	Н	Н	Н	н
н	Н	L	н	н	н	н	н	н	Н	н	Н	н	н
L	L	Н	н	н	н	н	н	н	н	н	H,	н	н
н	L	Н	н	н	Н	Н	Н	Н	Н	Н	н	Н	н
L	Н	н	н	н	Н	Н	Н	Н	н	Н	Н	Н	н
н	н	Н	н	н	Н	н	Н	Н	Н	Н	Н	Н	н

H = HIGH Voltage Level L = LOW Voltage Level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	\ \	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =-18 mA		
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
₹UH	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
ЦL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_1$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
ICC	Power Supply Current				13	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			LIMITO	TECT COMPITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay (2 Levels)		15 15	25 25	ns	Fig. 2	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay (3 Levels)		20 20	30 30	ns	Fig. 1	C _L = 15 pF	

AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS47 are Low Power Schottky BCD to 7-Segment Decoder/Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking output and ripple-blanking input.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a 7-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the SN54LS/74LS47 are designed to withstand the relatively high voltages required for 7-segment indicators.

These outputs will withstand 15 V with a maximum reverse current of 250 μ A. Indicator segments requiring up to 24 mA of current may be driven directly from the SN74LS47 high performance output transistors. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.

The SN54LS/74LS47 incorporates automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any time which the BI/RBO node is a HIGH level. This device also contains an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.

- LAMP INTENSITY MODULATION CAPABILITY
- OPEN COLLECTOR OUTPUTS
- LAMP TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES

LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0:25 U.L.
0.5 U.L.	0.75 U.L.
1.2 U.L.	2.0 U.L.
Open-Collector	15 (7.5) U.L.
	0.5 U.L. 0.5 U.L. 0.5 U.L.

lotes:


- a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW
- b) Output current measured at V_{OUT} = 0.5 V

Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges.

SN54LS47 SN74LS47

BCD TO 7-SEGMENT DECODER/DRIVER


LOW POWER SCHOTTKY





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



NUMERICAL DESIGNATIONS - RESULTANT DISPLAYS

TRUTH TABLE

			IN	IPUT	s	_			— (OUTP	UTS	_		_	
DECIMAL OR FUNCTION	ίτ	RBI	D	С	В	А	BI/RBO	Ja	Б	ċ	ā	e	Ŧ	g	NOTE
0	н	н	L	L	L	L	н	L	L	L	L	L	L	н	A
1	н	Х	L	L	L	н	н	н	L	L	н	Н	н	н	Α
2	н	х	L	L	н	L	н	L	L	н	L	L	н	L	
3	н	Х	L	L	н	Н	н	L	L	L	L	н	н	L	
4	Н	Х	L	н	L	L	Н	Н	L	L	н	Н	L.	L	
5	н	Х	L	н	L	н	н	L	н	L	L	н	L	L	
6	н	Х	L	н	Н	L	Н	н	Н	L	L	L	L	L	
7	н	х	L	н	н	н	н	L	L	L	н	Н	н	Н	
8	Η	Х	н	L	L	L	н	L	L	L	L	L	L	L	
9	н	Х	н	L	L	н	Н	L	L	L	н	н	L	L	
10	н	Х	н	L	н	L	н	н	н	н	L	L	н	L	
11	н	Х	н	L	Н	н	н	н	н	L	L	Н	н	L	
12	н	Х	н	н	L	L	Н	н	L	Н	н	н	L	L	
13	н	Х	н	н	L	н	н	L	н	н	L	Н	L	L	
14	Н	×	н	н	н	L	н	н	н	Н	L	L.	L	L	
15	н	Х	н	н	н	н	н	н	н	н	н	н	н	н	
BI	· X	×	х	х	Х	X	L	Ι	н	Н	Н	Н	Н	н	В
RBI	Н	L	L	L	L	L	L	Н	н	н	Н	Н	Н	Н	С
ĹŦ	L	X	х	X	Х	×	Н	L	L	L	L	L	L	L	D

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

NOTES:

- (A) $\overline{\text{BI/RBO}}$ is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output ($\overline{\text{RBO}}$). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW.
- (B) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of any other input condition.
- (C) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
- (D) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
I _{OL}	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
V _O (off)	Off-State Output Voltage a to g	54,74			15	V
IO (on)	On-State Output Current ā to g a to g	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)


CVMADOL	DADAMETED			LIMITS		UNITS	TECT CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
VIL	Input LOW Voltage	54 74			0.7 0.8	V	Guaranteed Input LOW Threshold Voltage for All Inputs
VIK	Input Clamp Diode Voltag	е		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage, BI/	RBO	2.4	4.2		V	$V_{CC} = MIN$, $I_{OH} = -50 \mu A$, $V_{IN} = V_{IN}$ or V_{IL} per Truth Table
Voi	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 1.6 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IN}$
VOL	BI/RBO	74		0.35	0.5	V	I _{OL} = 3.2 MA or V _{IL} per Truth Table
IO (off)	Off-State Output Current ā thru g				250	μΑ	$V_{CC} = MAX$, $V_{IN} = V_{IN}$ or V_{IL} per Truth Table, V_{O} (off) = 15 V
	On-State Output Voltage	54,74		0.25	0.4	V	$I_{O(on)} = 12 \text{ mA}$ $V_{CC} = MAX, V_{IN} = V_{IH}$
VO (on)	ā thru g	74		0.35	0.5	V	$I_O(on) = 24 \text{ MA}$ or V_{IL} per Truth Table
					20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$
IIL	Input LOW Current BI/RE Any Input except BI/RBO				-1.2 -0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
IOS BI/RBO	Output Short Circuit Curr	ent	-0.3		-2.0	mA	V _{CC} = MAX, V _{OUT} = 0 V
lcc	Power Supply Current			7.0	13	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25 \ensuremath{^{\circ}}\mbox{\scriptsize C}$

SYMBOL	PARAMETER		LIMITS	MITS		TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN TYP MAX		UNITS	TEST CONDITIONS		
^t PHL ^t PLH	Propagation Delay, Address Input to Segment Output			100 100	ns ns	V _{CC} = 5.0 V	
^t PHL ^t PLH	Propagation Delay, RBI Input To Segment Output			100 100	ns ns	C _L = 15 pF	

AC WAVEFORMS








DESCRIPTION — The SN54LS/74LS48 and SN54LS/74LS49 are BCD to 7-Segment Decoders consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. The LS49 offers active HIGH open-collector outputs for current-sourcing applications to drive logic circuits or discrete, active components. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking input for the LS48. Four NAND gates and four input buffers provide BCD data and its complement and a buffer provides blanking input for the LS49.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables.

The LS48 circuit incorporates automatic leading and/or trailing edge zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any time when the BI/RBO node is HIGH. Both devices contain an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.


- LAMP INTENSITY MODULATION CAPABILITY
- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS ON SN54LS/74LS48
- OPEN COLLECTOR OUTPUTS ON SN54LS/74LS49
- INPUT CLAMP DIODES ELIMINATE HIGH-SPEED TERMINATION EFFECTS



SN54LS/74LS48 SN54LS/74LS49

BCD TO 7-SEGMENT DECODER

LOW POWER SCHOTTKY



PIN NAMES

LOADING (Note a)

		HIGH	LOW
	-	0.5 U.L.	0.25 U.L.
A, B, C, D,	BCD Inputs	0.5 U.L.	0.25 Ü.L.
RBI	Ripple Blanking (Active Low) Input	0.5 U.L.	0.25 U.L.
ĹΤ	Lamp Test (Active Low) Input	0.5 U.L.	0.75 U.L.
BI/RBO	Blanking Input or Ripple	1.2 U.L.	2(1) U.L.
	Blanking Output (Active Low)	0.5 U.L.	0.25 U.L.
BĪ	Blanking (Active Low) Input	Open Collector	3.75 (1.25) U.L. (48)
a to g	Outputs (Note b)	Open Collector	5 (2.5) U.L. (49)

NOTES:

- a) Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$
- b) Output current measured at V_{OUT} = 0.5 V
 Output LOW drive factor is SN54LS/74LS48: 1.25 U.L. for Military (54), 3.75 U.L. for Commercial (74). SN54LS/74LS49: 2.5 U.L. for Military (54), 5 U.L. for Commercial (74) Temperature Ranges.



NUMERICAL DESIGNATIONS - RESULTANT DISPLAYS

TRUTH TABLE SN54LS/74LS48

			10	IPUT	s		~_			TUC	PUTS				
DECIMAL OR FUNCTION	īΤ	RBI	P	С	В	А	BI/RBO	a	ь	с	d	e	,	9	NOTE
0	н	н	L	L	L	L	н	н	н	н	н	н	н	L	1
1	н	x	L	L	L	н	н	L	н	н	L	L	L	L	1
2	н	х	L	L	н	L	н	н	н	L	н	н	L	н	
3	н	х	L	L	н	н	н	н	н	н	н	L	L	н	
4	н	X	L	н	L	L	н	L	н	н	L	L	H	н	
5	н	х	L	н	L	н	н	н	L	н	н	L	н	н	
6	н	×	L	н	н	L	н	L	L	н	н	н	н	н	
7	н	Х	L	н	Н	н	н	н	н	н	L	L	L	L	1
8	н	х	Н	L	L	L	н	н	н	н	н	н	Н	н	
9	н	х	н	L	L	н	н	н	н	н	L	L	н	н	1
10	н	Х	н	L	н	L	н	L	L	L	н	н	L	н	
11	н	×	н	L	н	Н	н	L	L	н	н	L	L	н	
12	н	X	н	н	L	L	Н	L	н	L	L.	L	н	н	
13	н	X	н	н	L	н	н	н	L	L	н	L	н	н	
14	н	X	н	н	н	L	н	L	L	L	н	н	н	н	
15	н	×	н	н	н	н	Н	L	L	L	L	L	L	L	
Bī	×	×	×	×	×	×	L	L	L	L	L	L	L	L	2
RBI	н	L	L	L	L	L	L	L	L	L	Ł	L	L.	L	3
ĹŤ	L	X	×	×	×	×	н	н	н	н	н	H	н	н	4

NOTES:

- BI/RBO is wired-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and rippleblanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X=input may be HIGH or LOW.
- (2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.
- (3) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
- (4) When the blanking input/ripple-blanking output (BI/ RBO) is open or held at a HIGH level, and a LOW level is applied to lamp-test input, all segment outputs go to a LOW level.

TRUTH TABLE SN54LS/74LS49

	_	11	NPUT	s	7/		_	OUT	PUTS		_	_	
DECIMAL OR FUNCTION	D	С	В	A	Βī	a	ь	с	d	e	,	9	NOTE
0	L	L	L	L	н	н	н	н	н	н	н	L	1
1	L	L	L	н	н	L	н	н	L	L	L	L	
2	L	L	н	L	н	н	н	L	н	н	L	н	
3	٦	L	π	н	н	н	н	н	н	L	L	н	
4	L	Н	L	L	н	L	Н	н	L	L	н	н	
5	L	н	L	н	н	н	L.	н	н	L	н	н	
6	L	н	н	L	н	L	L	н	н	н	н	н	
7	L	н	н	н	н	н	н	н	L	L	L	L	
8	н	L	L	L	н	н	н	н	н	н	н	н	
9	н	L	L	н	н	н	н	н	L	L	н	н	
10	н	L	н	L	н	L	Ł	L	н	н	L	н	
11	н	L	н	н	н	L	L	н	н	L	L	н	
12	н	н	L	L	н	L	н	L	L	L	н	н	
13	н	н	L	н	н	н	L	L	н	L	н	н	
14	н	н	н	L	н	L.	L	L	н	н	н	н	
15	н	н	н	н	н	L	L	L	L	L	L	L	
BI	х	×	х	х	L	L	L	L	L	L	L	L	2

NOTES:

- (1) The blanking input must be open or held at a HIGH level when output functions 0 through 15 are desired.
- (2) When a LOW level is applied to the blanking input all segment outputs go to a LOW level regardless of the state of any other input condition. X = input may be HIGH or LOW.
- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High a to g	54,74			-100	μΑ
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
lOL	Output Current — Low ā to g	54 74			2.0 6.0	mA
lOL	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
31WBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54 74			0.7	V	Guaranteed Input LOW Voltage for
		L					All Inputs
VIK	Input Clamp Diode Volta	ige			-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Vон	Output HIGH Voltage		2.4	4.2		μΑ	$V_{CC} = MIN, I_{OH} = -50 \mu A,$ $V_{IN} = V_{IH}$ or U.L. per Truth Table
IO	Output Current a to g		-2.0	-1.3		mA	$V_{CC} = MIN$, $V_O = 0.85 V$ Input Conditioner as for V_{OH}
	Output LOW Voltage	54,74			0.4	V	I _{OL} = 2.0 mA V _{CC} =MIN, V _{IH} =2.0 V
VOL	ā to g	74			0.5	V	I _{OL} = 6.0 mA V _{IL} = V _{IL} MAX
	Output LOW Voltage	54,74			0.4	V	I _{OL} = 1.6 mA V _{CC} =MAX, V _{IH} =2.0 V
VOL	BI/RBO	74			0.5	V	I _{OL} = 3.2 mA V _{IL} = V _{IL} MAX
	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
ΊΗ	(Except BI/RBO)				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$
IIL	Input LOW Current (Exc	ept BI/RBO)			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
I _{IL}	Input LOW Current BI/F	Input LOW Current BI/RBO			-1.2	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
Icc	Power Supply Current			25	38	mA	V _{CC} = MAX

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN		MAX	UNITS	TEST CONDITIONS
^t PHL	Propagation delay time, HIGH-to- LOW level output from A Input			100	ns	$C_{I}=15$ pF, $R_{I}=4.0$ k Ω
^t PLH	Propagation delay time, LOW-to- HIGH level output from A Input			100	ns	CL = 13 pr, NL = 4.0 kt2
^t PHL	Propagation delay time, HIGH-to- LOW level output from RBI Input			100	ns	$C_{ m I}=15$ pF, $R_{ m I}=6.0$ k Ω
^t PLH	Propagation delay time, LOW-to- HIGH level output from RBI Input	100 ns		ns	CL = 15 pr, nL = 0.0 ks2	

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMAROL	DARAMETER			LIMITS		LINUTO	TEST COMPITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	5				0.7	V	0	
VIL	Input LOW Voltage	74			0.8	V	Guarantee Input LOW Voltage	
VIK	Input Clamp Diode Volt	age			-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
lон	Output HIGH Current				250	μΑ	$V_{CC} = MIN, V_{IH} = 2.0 \text{ V}$ $V_{IL} = V_{IL} MAX, V_{OH} = 5.5 \text{ V}$	
		54,74			0.4	V	I _{OL} =4.0 mA V _{CC} =MIN, V _{IH} =2.0	
VOL	Output LOW Voltage	74			0.5	V	I _{OL} = 8.0 mA V _{IL} = V _{IL} MAX	
liн	Input Current HIGH				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
'IH	Input current nigh				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
IIL	Input Current LOW				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
lcc	Power Supply Current			8.0	15	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V, TA} = 25^{\circ}$

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		
^t PHL	Propagation delay time, HIGH-to- LOW level output from A Input			100	ns	C 15 - F. P 20 - 0	
^t PLH	Propagation delay time, LOW-to- HIGH level output from A Input			100	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	
^t PHL	Propagation delay time, HIGH-to- LOW level output from RBI Input			100	ns	$C_{I} = 15 \text{ pF, } R_{I} = 6.0 \text{ k}\Omega$	
^t PLH	Propagation delay time, LOW-to- HIGH level output from RBI Input			100	ns	CL — 15 pr, nL — 6.0 kt/	





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS51 SN74LS51

DUAL 2-WIDE 2-INPUT/ 3-INPUT AND-OR-INVERT GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	IESI C	CNDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7		Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
V _{IK}	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
*On	Output Therr voltage	74	2.7	3.5		٧		
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
l _{IL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output		12.5	20	ns	C _L = 15 pF	





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS54 SN74LS54

3-2-2-3-INPUT AND-OR-INVERT GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS			
STIVIBUL	PARAMETER	·	MIN TYP MAX		UNITS	TEST CONDITIONS				
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7	.,		ut LOW Voltage for		
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V$ or V_{IL} per Truth Table			
∙он	Output man voltage	74	2.7	3.5		V				
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$		
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table		
					20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 \text{ V}$			
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V		
liL .	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX			
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6	mA	V _{CC} = MAX			

AC CHARACTERISTICS: TA = 25°C

CYMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V	
tPHL	Turn On Delay, Input to Output		12.5	20	ns	$C_L = 15 pF$	





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS55 SN74LS55

2-WIDE 4-INPUT AND- OR-INVERT GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	`	MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	VCC = MIN, IIN	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
VOH	Output That T Voltage	74	2.7	3.5		V		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	V _{CC} = V _{CC} MIN,
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	
Icc	Power Supply Current Total, Output HIGH				0.8	mA	V _{CC} = MAX	
	Total, Output LOW				1.3		1.00 100	

AC CHARACTERISTICS: $T_A = 25$ °C


DADAMETED	LIMITS			LIMITO	TEST CONDITIONS	
FARAMETER	MIN	TYP	MAX	UNITS	ILSI CONDITIONS	
Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V	
Turn On Delay, Input to Output		12.5	20	ns	C _L = 15 pF	
		Turn Off Delay, Input to Output	PARAMETER MIN TYP Turn Off Delay, Input to Output 12	PARAMETER MIN TYP MAX Turn Off Delay, Input to Output 12 20	PARAMETER MIN TYP MAX UNITS Turn Off Delay, Input to Output 12 20 ns	



DESCRIPTION — The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

SN54LS73A SN74LS73A

DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMET	CD.		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIET	ER	MIN	TYP	MAX	UNITS	IEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for	
	1	54			0.7	,,		out LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	j = −18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH	
•ОП	Output Filder Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	IOL = 4.0 mA VCC = VCC MIN		
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
liн	Input HIGH Current	J, K Clear Clock			20 60 80	μΑ	V _{CC} = MAX, V	IN = 2.7 V	
'In	Impat man danent	J, K Clear Clock			0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
կլ	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	V _{CC} = MAX	
lcc	Power Supply Current				6.0	mA	V _{CC} = MAX		

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS					
OPERATING MODE	CD	J	К	Q	ā			
Reset (Clear)	L	х	х	L	н			
Toggle	н	h	h	q	q			
Load "0" (Reset)	н	1	h	L	н			
Load "1" (Set)	н	h	ı	н	L			
Hold	н	1	1	q	q			

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _C C	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	55 O	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 1	V _{CC} = 5.0 V	
^t PLH	Propagation Delay,		15	20	ns	Fig. 1	$C_1 = 15 \text{ pF}$	
^t PHL	Clock to Output		15	20	ns] ''g. '	SE 10 pi	

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TECT COMPITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width High	20			ns	Fig. 1		
tw	Set Pulse Width	25			ns	Fig. 2	V	
t _S	Setup Time	20			ns	Fig. 1	$V_{CC} = 5.0 V$	
t _h	Hold Time	0			ns	7 rig. i		


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



^{*}The shaded areas indicate when the input is permitted to change for predicatable output performance.

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS






DESCRIPTION - The SN54LS/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

SN54LS74A SN54LS74A

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		LINUTC	TECT	CAIDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7		Guaranteed Input LOW Voltage		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
 Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VОН	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	lou = 8 0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧			
	Input High Current Data, Clock Set, Clear				20 40	μΑ	V _{CC} = MAX, V	_{IN} = 2.7 V	
lН	Data, Clock Set, Clear				0.1 0.2	mA	V _{CC} = MAX, V	IN = 7.0 V	
lıL	Input LOW Current Data, Clock Set, Clear				-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
os	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX	2.00	
lcc	Power Supply Current				8.0	mA	V _{CC} = MAX		

MODE SELECT — TRUTH TABLE

		INPUTS	OUTPUTS		
OPERATING MODE	SD	CD	D	α	ā
Set	L	Н	Х	Н	L
Reset (Clear)	Н	L	X	L	Н
*Undetermined	L	L	x	Н	Н
Load "1" (Set)	Н	н	h	Н	L
Load "O" (Reset)	Н	н	1	L	н

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	25	33		MHz	Fig. 1	Voc = 5.0 V	
tPLH	Clock, Clear, Set to Output		13	25	ns	Fig. 1	$V_{CC} = 5.0 \text{ V},$ $C_{L} = 15 \text{ pF}$	
t _{PHL}			25	40	ns			

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST SOURIFICANS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW(H)	Clock	25			ns	Fig. 1	
tW(L)	Clear, Set	25			ns	Fig. 2	
t _S	Data Setup Time — HIGH	20			ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$
	LOW	20			ns	Fig. 1	
th	Hold Time	5.0			ns	Fig. 1	


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS,
DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



 $[\]hbox{``The shaded areas indicate when the input is permitted to change for predicatable output performance}$

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS





DESCRIPTION — The TTL/MSI SN54LS/74LS75 and SN54LS/74LS77 are latches used as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The SN54LS/74LS75 features complementary Q and \overline{Q} output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54LS/74LS77 4-bit latch is available in the 14-pin package with \overline{Q} outputs omitted.

SN54LS/74LS75 SN54LS/74LS77

4-BIT D LATCH

LOW POWER SCHOTTKY

LOADING (Note a)

PIN NAN	иES	HIGH	LOW
D ₁ _D ₄	Data Inputs	0.5 U.L.	0.25 U.L.
E ₀₁	Enable Input Latches 0, 1	2.0 U.L.	1.0 U.L.
E_{2-3}	Enable Input Latches 2, 3	2.0 U.L.	1.0 U.L.
$\frac{Q_1 - Q_4}{Q_1 - Q_4}$	Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{Q_1}_{-}\overline{Q_4}$	Complimentary Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.

Notes:

- a. 1 Unit Load (U.L.) = $40 \mu A HIGH$
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


TRUTH TABLE

(Each latch)						
tn	t _{n+1}					
D	Q					
н	н					
L	L					

NOTES:

 $t_n=$ bit time before enable negative-going transition $t_{n+1}=$ bit time after enable negative-going transition

CONNECTION DIAGRAMS **DIP (TOP VIEW)** SN54LS/74LS75 SN54LS/74LS77 13 🗖 Q1 ٦ā 12 E₀₋₁ 11 GND vcc [10 🗀 NC 9 🗖 0₂ D₃ [8 1 T Q3 J Suffix — Case 620-08 (Ceramic) J Suffix — Case 632-07 (Ceramic) N Suffix — Case 648-05 (Plastic) N Suffix — Case 646-05 (Plastic)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMET	-n		LIMITS		UNITS	TEGT C	CONDITIONS	
STIVIBUL	PARAMET	EK	MIN	TYP	MAX	UNITS	TEST	CNDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,		Guaranteed Input LOW Voltage for	
V_{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
VОН	Output man voltage	74	2.7	3.5		V			
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$	
VOL	Output LOVV Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
liн	Input HIGH Current	D Input E Input			20 80	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
1111	pacouriont	D Input E Input			0.1 0.4	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$		
IL	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	V _{CC} = MAX	
lcc	Power Supply Current				12	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETER		LIMITS		LINUTC	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Data to Q		15 9.0	27 17	ns			
^t PLH ^t PHL	Propagation Delay, Data to $\overline{\mathbf{Q}}$		12 7.0	20 15	ns	V _{CC} = 5.0 V		
^t PLH ^t PHL	Propagation Delay, Enable to Q		15 14	27 25	ns	C _L = 15 pF		
^t PLH ^t PHL	Propagation Delay, Enable to $\overline{\Omega}$		16 7.0	30 15	ns			


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMET	PARAMETER		LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	PARAIVIET	=K	MIN	TYP	MAX	UNITS	IEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for	
		54			0.7		Guaranteed In	out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VOH	Output Filder Voltage	74	2.7	3.5		V	or V _{IL} per Truth	n Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Juiput LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
liн	Input HIGH Current	D Input E Input			20 80	μΑ	V _{CC} = MAX, V	_{IN} = 2.7 V	
·10		D Input E Input			0.1 0.4	mA	$V_{CC} = MAX, V$	IN = 7.0 V	
IIL	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				13	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}}=25\,^{\circ}\mbox{\scriptsize C},\, V_{\mbox{\scriptsize CC}}=5.0~\mbox{\scriptsize V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Propagation Delay, Data to Q		11	19	ns		
^t PHL	Propagation Delay, Data to Q		9.0	17	115	$V_{CC} = 5.0 \text{ V}$	
^t PLH	December Delevi Freshlete O		10	18		C _L = 15 pF	
^t PHL	Propagation Delay, Enable to Q		10	18	ns		

LOGIC DIAGRAM




GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Enable Pulse Width High	20			ns	
t _S	Setup Time	20			ns	V _{CC} = 5.0 V
th	Hold Time	0			ns	

AC WAVE FORMS



DEFINITION OF TERMS:

SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_{h}) — is defined as the minimum time following the clock transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH-to-LOW and still be recognized.



DESCRIPTION — The SN54LS/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

SN54LS76A SN74LS76A

DUAL JK FLIP-FLOP WITH SET AND CLEAR

LOW POWER SCHOTTKY

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPL		OUTPUTS		
	SD	¯c _D	J	κ	Q	ā
Set Reset (Clear) *Undetermined Toggle Load "0" (Reset) Load "1" (Set) Hold		11111	X X h l h	X X h h	HLHIOLHO	L H H A H L A


*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.


H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Immaterial

I,h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	`	MIN	TYP	MAX	UNITS	TEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage f All Inputs		
		54			0.7			ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
VoH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{II}$ or V_{IL} per Truth Table		
VOH	Output man voltage	74	2.7	3.5		V			
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lıн	Input HIGH Current	J, K Clear Clock			20 60 80	μΑ	V _{CC} = MAX, V _I	_N = 2.7 V	
יוח	Input man danont	J, K Clear Clock			0.1 0.3 0.4	mA	V _{CC} = MAX, V _I	_N = 7.0 V	
ЦL	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current				6.0	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST COMPITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	
tPLH	Clock, Clear, Set to Output		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PHL			15	20	ns	, se 18 p.

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST COMPITIONS	
31101601		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width High	20			ns		
t₩	Clear Set Pulse Width	25			ns	V _{CC} = 5.0 V	
t _S	Setup Time	20			ns	VCC 5.5 V	
th	Hold Time	0			ns		



DESCRIPTION — The SN54LS/74LS78A offers individual J, K, and Direct Set inputs as well as common Clock Pulse and Common Direct Clear Inputs. These dual Flip-Flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the HIGH-to-LOW Clock Transition.

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS78A SN74LS78A

DUAL JK FLIP-FLOP

LOW POWER SCHOTTKY

MODE SELECT - TRUTH TABLE

ORED A TINIC MODE		INPUTS			OUTPUTS		
OPERATING MODE	≅D	CD	J	к	Q	ā	
Set	L	Н	x	х	Н	L	
Reset (Clear)	н	L	×	×	L	н	
*Undetermined	L	L	×	x	н	Н	
Toggle	н	н	h	h	q	q	
Load "0" (Reset)	н	н	ı	h	L	· H	
Load "1" (Set)	н	н	h	1	н	L	
Hold	н	н	-1	ı	q	q	


*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H, h = HIGH Voltage Level L, I = LOW Voltage Level

X = Immaterial

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

LOGIC SYMBOL



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,	54				0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
· On	Catpat man voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
	Input HIGH Current J, K Clear Set Clock				20 120 60 160	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
ΊΗ	J, K Clear Set Clock				0.1 0.6 0.3 0.8	mA	VCC = MAX, VI	_N = 7.0 V	
IIL	Input LOW Current J, K Set Clock, Clear				-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX, V _C	OUT = 0 V	
lcc	Power Supply Current			4.0	6.0	mA	$V_{CC} = MAX, V_{CC}$	CP = 0 V	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	PARAMETER		LIMITS		LINITO	TEST COMPLETIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	30	45		MHz	V = F 0 V		
^t PLH	Clear, Clock, Set to Output		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$		
^t PHL			15	20	ns) J. 10 p.		

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

0)/14001	DADAMETED		LIMITS		LINUTC	TEGT COMPUTIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width High	20			ns			
tW	Clear Set Pulse Width	25			ns	V _{CC} = 5.0 V		
t _S	Setup Time	20			ns	VCC = 3.0 V		
th	Hold Time				ns			



DESCRIPTION — The SN54LS/74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A1 — A4, B1 — B4)and a Carry Input (C0). It generates the binary Sum outputs $\Sigma 1$ — $\Sigma 4)$ and the Carry Output (C4) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS/74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

PIN NAMES

HIGH	LOW
 1.0 U.L. 1.0 U.L. 0.5 U.L. 10 U.L. 10 U.L.	0.5 U.L. 0.5 U.L. 0.25 U.L. 5(2.5) U.L. 5(2.5) U.L.

LOADING (Note a)


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.


SN54LS83A SN74LS83A

4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE.

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ($\Sigma_1 - \Sigma_4$) and outgoing carry (C₄) outputs.

$$C_0 + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 + 16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

		CO	A ₁	A2	Аз	A4	B ₁	B ₂	В3	В4	Σ1	Σ2	Σ3	Σ4	C4	1
	Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
į	Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9
	Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry-

9 = 19y+5+6=12

Interchanging inputs of equal weight does not affect the operation, thus Co, A1, B1, can be arbitrarily assigned to pins 10, 11, 13, etc.

FUNCTIONAL TRUTH TABLE

C (n-1)	An	Bn	Σ_{n}	Cn
L	L	L	L	L
L	L	н	н	L
L	Н	L	Н	L
L	Н	н	L	Н
Н	L	L	Н	L
Н	L	Н	L	Н
Н	Н	L	L	Н
H	Н	н	н	Н

 $\begin{array}{l} C_1 - C_3 \text{ are generated internally} \\ C_0 - \text{is an external input} \\ C_4 - \text{is an output generated internally} \end{array}$

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAM		,		LIMITS		UNITS	TEST CONDITIONS	
3 TIVIBUL	PANAIVIETER		MIN	TYP	MAX	UNITS	IEST	
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
V _i .	Innut I OW/ Valence	54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA
VoH	Output HIGH Voltage		2.5	3.5		V		$_{H} = MAX, V_{IN} = V_{IH}$
	- I and a second	74	2.7	3.5		V	or V _{IL} per Truth	Table
\/ - ·	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
IIH	Input HIGH Current C ₀ A or B				20 40	μΑ	V _{CC} = MAX, V _I	_N = 2.7 V
	C _O A or B				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current CO A or B				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Cu	rrent	-20		-100	mA	$V_{CC} = MAX$	
lcc	Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V				39 34 34	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

CVMDOL	DADAMETER		LIMITS			TEST COMPITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, C_0 Input to any Σ Output		16 15	24 24	ns			
^t PLH ^t PHL	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$		
^t PLH ^t PHL	Propagation Delay, Co Input to C4 Output		11 15	17 22	ns	Figures 1 and 2		
tPLH tPHL	Propagation Delay, Any A or B Input to C ₄ Output		11 12	17 17	ns			

AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS85 is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A0-A3, B0-B3); A3, B3 being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" ($O_A > B$), "A less than B" ($O_A < B$), "A equal to B" ($O_A = B$). Three Expander Inputs, $I_A > B$, $I_A < B$, $I_A = B$, allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: $I_A < B = I_A > B = I_L$, $I_A = B = H$. For serial (ripple) expansion, the $O_A > B$, $O_A < B$ and $O_A = B$ Outputs are connected respectively to the $I_A > B$, $I_A < B$, and $I_A = B$ inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the SN54LS/74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

• EASILY EXPANDABLE

BINARY OR BCD COMPARISON

PIN NAMES	,	HIGH	LOW
A ₀ -A ₃ , B ₀ -B ₃	Parallel Inputs	1.5 U.L.	0.75 U.L.
I _A = B	A =B Expander Inputs	1.5 U.L.	0.75 U.L.
IA <b, ia="">B</b,>	A < B, $A > B$, Expander Inputs	0.5 U.L.	0.25 U.L.
0	A Greater Than B Output (Note h)	10 111	E (2 E) 111

LOADING (Note a)

5 (2.5) U.L.

5 (2.5) U.L.

10 U.L.

10 U.L.

 $O_A < B$ $O_A = B$ Notes:


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW

• OA SR. OASR. AND OA - B OUTPUTS AVAILABLE

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

B Greater Than A Output (Note b)


A Equal to B Output (Note b)



SN54LS85 SN74LS85


4-BIT MAGNITUDE COMPARATOR

LOW POWER SCHOTTKY



 $V_{CC} = Pin 16$ GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


TRUTH TABLE

co	OMPARIN	IG INPU	тѕ	C/	ASCADIN INPUTS	IG	OUTPUTS			
A3,B3	A ₂ ,B ₂	A ₁ ,B ₁	A ₀ ,B ₀	IA>B	IA <b< th=""><th>IA=B</th><th>o_{A>B}</th><th>o_{A<b< sub=""></b<>}</th><th>O_{A=B}</th></b<>	IA=B	o _{A>B}	o _{A<b< sub=""></b<>}	O _{A=B}	
A3>B3	х	х	х	x	Х	х	н '	L	L	
A3 <b3< td=""><td>X</td><td>x</td><td>×</td><td>×</td><td>×</td><td>X</td><td>L</td><td>н</td><td>L</td></b3<>	X	x	×	×	×	X	L	н	L	
A3=B3	A ₂ >B ₂	×	×	x	×	x	н	L	L	
A3=B3	A ₂ <b<sub>2</b<sub>	×	×	×	×	X	L	н	L	
A3=B3	A2=B2	A1>B1	×	×	X,	X	н	L	L	
A3=B3	A2=B2	A1 <b1< td=""><td>×</td><td>×</td><td>×</td><td>X</td><td>L</td><td>н</td><td>L</td></b1<>	×	×	×	X	L	н	L	
A3=B3	A2=B2	A1=B1	$A_0 > B_0$	×	×	X	н	L	L	
A3=B3	A2=B2	A1=B1	$A_0 < B_0$	x	×	X	L	н	L	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	н	L	L	н	L	L	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	L	н	L	L	н	L	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	х	Х	н	L	L	н	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	н	н	L	L	L	L	
A3=B3	A2=B2	A1=B1	A ₀ =B ₀	L	L	L	н	н	L	

H = HIGH Level L = LOW Level X = IMMATERIAL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	∘c
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA



H = HIGH Level

Fig. 1. COMPARING TWO n-BIT WORDS


APPLICATIONS

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table I.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2 - 6
25-120 Bits	8 - 31

NOTE: The SN54LS/74LS85 can be used as a 5-bit comparator only when the outputs are used to drive the A_0 - A_3 and B_0 - B_3 inputs of another SN54LS/74LS85 as shown in Figure 2 in positions #1, 2, 3, and 4



MSB = Most Significant Bit LSB = Least Significant Bit L = LOW Level H = HIGH Level

NC = No Connection

Fig. 2. COMPARISON OF TWO 24-BIT WORDS


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	SYMBOL PARAMETER.			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	1.	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,		out LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	j = −18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
*OH	Catput man voltage	74	2.7	3.5		V	or V _{IL} per Truth	n Table
VOL	Output LOW Voltage	54,74		0.25	0.4	٧		$V_{CC} = V_{CC} MIN,$
*OL	Calpar Love Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
IIH	Input HIGH Current A < B, A > B Other Inputs				20 60	μΑ	V _{CC} = MAX, V	IN = 2.7 V
	A <b, a="">B Other Inputs</b,>				0.1 0.3	mA	V _{CC} = MAX, V	IN = 7.0 V
	Input LOW Current							
liL_	A < B, A > B Other Inputs				-0.4 -1.2	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				20	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDO	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Any A or B to A $<$ B, A $>$ B		24 20	36 30	ns	•
^t PLH ^t PHL	Any A or B to A = B		27 23	45 45	ns	V _{CC} = 5.0 V
^t PLH ^t PHL	A < B or A = B to A > B		14 11	22 17	ns	$C_L = 15 \text{ pF}$
tPLH tPHL	A = B to A = B		13 13	20 26	ns	
^t PLH ^t PHL	A > B or $A = B$ to $A < B$		14 11	22 17	ns	


AC WAVEFORMS



V_{IN} 13V 13V 13V 13V 13V 13V

MOTOROLA SCHOTTKY TTL DEVICES





TRUTH TABLE

1	IN								
Α									
L	L	L							
L	н	н							
н	L	н							
н	н	L							

SN54LS86 SN74LS86

QUAD 2-INPUT EXCLUSIVE OR GATE LOW POWER SCHOTTKY

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	OL PARAMETER		LIMITS		UNITS	TEGT COMPITIONS			
STMBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage fo All Inputs		
.,		54			0.7		Guaranteed In	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	\ \ \	All Inputs		
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	n Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	$V_{IN} = V_{IL}$ or V_{IH} per Truth Table	
					40	μΑ	$V_{CC} = MAX, V$	$V_{1N} = 2.7 \text{ V}$	
lн	Input HIGH Current				0.2	mA	$V_{CC} = MAX, V$	/IN = 7.0 V	
IIL	Input LOW Current				-0.8	mA	V _{CC} = MAX, V	'IN = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				10	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

0.44001	DARAMETER		LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, Other Input LOW		12 10	23 17	ns	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Other Input HIGH		20 13	30 22	ns	C _L = 15 pF	

MOTOROLA

DESCRIPTION — The SN54LS/74LS90, SN54LS/74LS92 and SN54LS/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggerd by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP}) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS/74LS90 SN54LS/74LS92 SN54LS/74LS93

DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER


LOW POWER SCHOTTKY


- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD. BI-QUINARY. DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
CP ₀	Clock (Active LOW going edge) Input to ÷2 Section	0.5 U.L.	1.5 U.L.
CP ₁	Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)	0.5 U.L.	2.0 U.L.
CP ₁	Clock (Active LOW going edge) Input to ÷8 Section (LS93)	0.5 U.L.	1.0 U.L.
MR_1, MR_2	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS_1, MS_2	Master Set (Preset-9, LS90) Inputs	0.5 U.L.	0.25 U.L.
Q_0	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
Q_1, Q_2, Q_3	Outputs from ÷5 (LS90), ÷6 (LS92), ÷8 (LS93) Sections (Note b)	10 U.L.	5(2.5) U.L.

Notes:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) Temperature Ranges. c. The Ω_0 Outputs are guaranteed to drive the full fan-out plus the $\overline{\mathrm{CP}}_1$ input of the device. d. To insure proper operation the rise ($\mathrm{t_f}$) and fall time ($\mathrm{t_f}$) of the clock must be less than 100 ns.





FUNCTIONAL DESCRIPTION — The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the $\overline{\mathbb{CP}}_1$ input of the device.

A gated AND asynchronous Master Reset (MR1 • MR2) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 • MS2) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

LS90

- A. BCD Decade (8421) Counter The $\overline{\text{CP}}_1$ input must be externally connected to the Q₀ output. The $\overline{\text{CP}}_0$ input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q₃ output must be externally connected to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (\overline{CP}_0 as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

LS92

- A. Modulo 12, Divide-By-Twelve Counter The $\overline{\mathbb{CP}}_0$ input must be externally connected to the Ω_0 output. The $\overline{\mathbb{CP}}_0$ input receives the incoming count and Ω_3 produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The $\overline{\mathbb{CP}_1}$ input is used to obtain divide-by-three operation at the Q_1 and Q_2 outputs and divide-by-six operation at the Q_3 output.

LS93

- A. 4-Bit Ripple Counter The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input CP₁. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q₁, Q₂, and Q₃ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS90 MODE SELECTION

RI	ESET/SI	ET INP		OUT	PUTS		
MR ₁	MR ₂	MS ₁	MS ₂	α ₀	01	Ω ₂	α_3
Н	Н	L	Х	L	L	L	L
н	н	×	L	L	L	L	L
Х	X	н	Н	Н	L	L	Н
L	Х	L	X		Co	unt	
×	L	×	L		Co	unt	
L	Х	×	L		Co	unt	
X	L	L	X	1	Co	unt	

H = HIGH Voltage Level L = LOW Voltage Level
X = Don't Care

LS92 AND LS93 MODE SELECTION

	SET UTS		OUT	PUTS		
MR ₁	MR ₂	Q_0	۵ ₁	Q_2	σ_3	
Н	Н	L	L	L	L	
L	н		Cou	ınt		
H	L	Count				
L	L		Cou	ınt		

H = HIGH Voltage Level

L = LOW Voltage Level
X = Don't Care

LS90 BCD COUNT SEQUENCE

COUNT	OUTPUT								
COUNT	σ^0	Q_1	Q_2	σ^3					
0	L	L	L	L					
1	Н	L	L	L					
2	L	Н	L	L					
3	Н	Н	L	L					
4	L	L	Н	L					
5	Н	L	Н	L					
6	L	Н	Н	L					
7	Н	Н	Н	L					
8	L	L	L	Н					
9	Н	L	L	Н					

NOTE: Output Q_0 is connected to Input \overline{CP}_1 for BCD count.

LS92 TRUTH TABLE

COUNT				
COUNT	Q_0	α ₁	Q_2	σ^3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	L	L	Н
7	Н	L	L	Н
8	L	Н	L	Н
9	Н	Н	L	Н
10	L	L	Н	Н
11	Н	L	Н	н

Note: Output Q₀ connected to input $\overline{\mathsf{CP}}_1$.

LS93 **TRUTH TABLE**

COUNT	OUTPUT			
	σ^0	Q ₁	Q_2	σ^3
0	L	L	L	L
1	Н	L	L	L
2	L	H	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	н	L	Н	Н
14	L	Н	Н	Н
15	н	Н	Н	Н

Note: Output Q_0 connected to input \overline{CP}_1 .

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
^T Α	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER			TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = - 18 mA		
VOH	Output HIGH Voltage	54	2.5	3.5		٧	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = or V _{IL} per Truth Table		
	Output man voltage	74	2.7	3.5		V			
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
		74		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
		-			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ήL	Input LOW Current MS, MR CPO CP1 (LS90, LS92) CP1 (LS93)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				15	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$

						LIMITS	3				
SYMBOL	PARAMETER		LS90			LS92			LS93		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
fMAX	CP ₀ Input Clock Frequency	32			32			32			MHz
fMAX	CP1 Input Clock Frequency	16			16			16			MHz
^t PLH ^t PHL	Propagation Delay, CPO Input to QO Output		10 12	16 18		10 12	16 18		10 12	16 18	ns
tPLH tPHL	CP₀ Input to Q₃ Output		32 34	48 50		32 34	48 50		46 46	70 70	ns
^t PLH ^t PHL	CP₁ Input to Q₁ Output		10 14	16 21		10 14	16 21		10 14	16 21	ns
^t PLH ^t PHL	CP₁ Input to Q₂ Output		21 23	32 35		10 14	16 21		21 23	32 35	ns
^t PLH ^t PHL	CP1 Input to Q3 Output		21 23	32 35		21 23	32 35		34 34	51 51	ns
^t PLH	MS Input to Q ₀ and Q ₃ Outputs		20	30							ns
^t PHL	MS Input to Q ₁ and Q ₂ Outputs		26	40							ns
^t PHL	MR Input to Any Output		26	40		26	40		26	40	ns


AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LS	LS90		LS92		93	UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX		
tW	CP₀ Pulse Width	15		15		15		ns	
tw	CP₁ Pulse Width	30		30		30		ns	
tW	MS Pulse Width	15						ns	
tW	MR Pulse Width	15		15		15		ns	
t _{rec}	Recovery Time MR to CP	25		25		25		ns	

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVE FORMS *TP 13V 13V 13V 13V 13V 13V

*The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.





DESCRIPTION — The SN54LS/74LS91 is an 8-Bit Serial-In/Serial Out Shift Register. This device features eight R-S master-slave flip-flops, input gating and a clock driver. By gating single-rail data and input control thru inputs A, B, and an internal inverter, complementary inputs to the first bit of the shift register are formed. An inverting clock driver provides the drive for the internal common clock line. The clock pulse inverter driver causes this circuitry to shift information one-bit on the positive edge of the input clock pulse.

SN54LS91 SN74LS91

8-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY

FUNCTION TABLE

	UTS t _n	OUTPUTS AT t _{n+8}				
Α	В	Ωн	ΩH			
Н	Н	Н	L			
L	X	L	Н			
X	L	L	Н			


H = HIGH, L = LOW

X = Irrelevant


 $t_n = Reference bit time$

 $t_{n+8} = Bit time after 8$ LOW to High Clock

transition



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS		
STIVIBUL	PANAIVIETER	TANAMETER		TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL		54			0.7		Guaranteed Inp	ut LOW Voltage for	
	Input LOW Voltage 74				0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
V OH		74	2.7	3.5		٧			
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ΙL	Input LOW Current	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				20	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	10	18		MHz	V = 5 0 V	
^t PLH ^t PHL	Propagation Delay LOW to HIGH Propagation Delay HIGH to LOW		24 27	40 40	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width Low	25			ns			
t _S	Setup Time	25			ns	V _{CC} = 5.0 V		
th	Hold Time	0			ns			



DESCRIPTION — The SN54LS/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS SHIFT LEFT CAPABILITY
- SYNCHRONOUS PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS95B SN74LS95B

4-BIT SHIFT REGISTER

LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)

1 🗆 DS	Vcc 1
2 ☐ Po	1: 🗖 ۵۰
3 ☐ P1	01 1:
4 ☐ P2	02 1
5 P3	03 10
6 □ S	CP₁ □9
7 GND	CP ₂ 8

V_{CC} = Pin 14 GND = Pin 7

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

PIN NAMES

		HIGH	LOW
S	Mode Control Input	0.5 U.L.	0.25 U.L.
D_S	Serial Data Input	0.5 U.L.	0.25 U.L.
P ₀ — P ₃ CP ₁	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
	Serial Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
CP ₂	Parallel Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
$\sigma^0 - \sigma^3$	Parallel Outputs (Note b)	10 U.L.	5(2.5)U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



LOADING (Note a)

FUNCTIONAL DESCRIPTION — The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel ($P_0 - P_3$) Data inputs and four Parallel Data outputs ($Q_0 - Q_3$). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (\overline{CP}_1) and (\overline{CP}_2). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH, \overline{CP}_2 is enabled. A HIGH to LOW transition on enabled \overline{CP}_2 transfers parallel data from the P_0-P_3 inputs to the Q_0-Q_3 outputs.

When the Mode Control input (S) is LOW, \overline{CP}_1 is enabled. A HIGH to LOW transition on enabled \overline{CP}_1 transfers the data from Serial input (D_S) to Q₀ and shifts the data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃ respectively (right-shift). A left-shift is accomplished by externally connecting Q₃ to P₂, Q₂ to P₁, and Q₁ to P₀, and operating the LS95B in the parallel mode (S = HIGH)

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while $\overline{\text{CP}}_2$ is HIGH, or changing S from HIGH to LOW while $\overline{\text{CP}}_1$ is HIGH and $\overline{\text{CP}}_2$ is LOW will not cause any changes on the register outputs.

MODE SELECT - TRUTH TABLE

OPERATING MODE			INPUTS	1		OUTPUTS				
OFERATING MODE	s	Ĉ₽1	CP ₂	DS	Pn	σ ₀	01	Q_2	α3	
Shift	L	Z	×	1	×	L	q ₀	q ₁	q ₂	
Silit	L	ı	×	h	×	н	q ₀	91	q ₂	
Parallel Load	Н	×	1	Х	Pn	P ₀	P ₁	P ₂	p ₃	
	l	L	L	×	×	No Change				
	7	L	L	×	×	No Change				
	l	н	L	×	x	}	No C	hange		
Mode Change	1	н	L	×	x		Undete	rmined		
Wode Change	1	L	н	x	x		Undete	rmined		
	1	L	н	×	x		No C	hange		
	l	н	н	х	x		Undetermined			
	1	н	н	×	×		No Change			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

Pn = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
lOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CYMAROL	DADAMETER	,		LIMITS		UNITS	TECT	ONDITIONS
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS	lesic	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
					0.7			ut LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	H Output HIGH Voltage	54	2.5	3.5		>	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{OH}$	
VOH		74	2.7	3.5		٧	or V _{IL} per Truth	Table
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V
ΙΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
ال	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				21	mA	$V_{CC} = MAX$	

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

CVMPOL	PARAMETER		LIMITS			TEST COMPITIONS		
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	25	36		MHz	V _{CC} = 5.0 V		
tPLH	CP to Output		18	27	ns	$C_{i} = 15 \text{ pF}$		
^t PHL			21	32	ns			

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS			
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tW	CP Pulse Width	20			ns				
t _S	Data Setup Time	20			ns				
th	Data Hold Time	20			ns	$V_{CC} = 5.0 \text{ V}$			
t _S	Mode Control Setup Time	20			ns				
th	Mode Control Hold Time	20			ns				

DESCRIPTIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) —is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 1






SN54LS107A SN74LS107A


DESCRIPTION — The SN54LS/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW.

The SN54LS/74LS107A is the same as the SN54LS/74LS73A but has corner power pins.

DUAL JK FLIP-FLOP

LOW POWER SCHOTTKY





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADA	METER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARA	IVIETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for	
.,			54			0.7		Guaranteed Inp	out LOW Voltage for
V _{IL}	Input LOW Voltage	ĺ	74			0.8	V	All Inputs	
V _{IK}	Input Clamp Diode	Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	j = −18 mA
VOH	Output HIGH Voltage	16	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
•ОП	Output man voitag	,``	74	2.7	3.5		V	or V _{IL} per Truth	n Table
.,	Output LOW Voltage		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL			74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
1	Input HIGH Current	J, K Clear Clock				20 60 80	μΑ	V _{CC} = MAX, V	IN = 2.7 V
lін		J, K Clear Clock				0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
lıL.	Input LOW Current	J, K Clear and Clock				-0.4 -0.8	mA	V _{CC} = MAX, V	IN = 0.4 V
los	Short Circuit Currer	ircuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Curre	ent				6.0	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V
^t PLH	Propagation Delay,		15	20	ns	$C_{I} = 15 \text{ pF}$
tphl_	Clock to Output		15	20	ns	Σ <u></u> .5 μ

SYMBOL	BARAMETER		LIMITS			TECT COMPITIONS			
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tW	Clock Pulse Width	20			ns				
tw	Set Pulse Width	25			ns	$V_{CC} = 5.0 \text{ V}$			
t _S	Setup Time	20			ns	₹C = 3.0 ₹			
th	Hold Time	0			ns				




DESCRIPTION — The SN54LS/74LS109A consists of two high speed completely independent transition clocked $J\overline{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D flip-flop by simply connecting the J and \overline{K} pins together.

SN54LS109A SN74LS109A

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM SET $(\overline{S_D})$ (115)CLOCK (4(12)) (13) (14) (15) (15) (16) (17)

SYMBOL	DADAMETER	,		LIMITS		UNITS	TEST	ONDITIONS	
STIMBUL	PARAMETER	•	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Input LOW Voltage for All Inputs		
V _{IL}	Input LOW Voltage	74			0.8	V			
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VOH	Output might voltage	74	2.7	3.5 .		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
	Input HIGH Current J, K, Clock Set, Clear	1			20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
lн	J, K, Clock Set, Clear				0.1 0.2	mA	VCC = MAX, VI	N = 7.0 V	
I _{IL}	Input LOW Current J, K, Clock Set, Clear				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current	1			8.0	mA	V _{CC} = MAX		

MODE SELECT - TRUTH TABLE

OPERATING MODE		NPUTS			OUTPUTS	
OPERATING MODE	\overline{s}_D	C̄D	J	ĸ	Q	ā
Set	L	н	х	×	н	L
Reset (Clear)	н	L	×	×	L	н
*Undetermined	L	L	×	×	н	н
Load "1" (Set)	н	н	h	h	н	L
Hold	н	н	1	h	q	q
Toggle	н	н	h	1	q	q
Load "0" (Reset)	н	н	1	1	L	н

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level
X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

OVAROL	BARAMETER		LIMITS			TEGT COMPITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	33		MHz	V _{CC} = 5.0 V	
^t PLH	Clock, Clear, Set to Output		13	25	ns	$C_L = 15 \text{ pF}$	
^t PHL			25	40	ns		


CVMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL		MIN	TYP	MAX	ONITS	TEST CONDITIONS	
tw	Clock High Clear, Set Pulse Width	25			ns		
t _S	Data Setup Time — HIGH	35			ns	V _{CC} = 5.0 V	
	LOW	25			ns	100 0.0 1	
th	Hold Time	5.0			ns		



DESCRIPTION — The SN54LS/74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

SN54LS112A SN74LS112A

DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

(EACH FLIP-FLOP) CLEAR $(\overline{C_D})$ 3(11) CLOCK (CP)

LOGIC DIAGRAM

SYMBOL	DADAME			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMET	EH	MIN	TYP	MAX	UNITS	1EST CONDITIONS		
VIН	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	,	Guaranteed Input LOW Voltag		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
۷ıĸ	Input Clamp Diode V	oltage		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA	
Vон	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{I}$ or V_{IL} per Truth Table		
*UH	Output mon voitage	74	2.7	3.5		٧			
.,		54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MII		
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IN} = V _{IL} or V _I per Truth Table	VIN = VIL or VIH per Truth Table	
l	I	J, K Set, Clear Clock			20 60 80	μĄ	V _{CC} = MAX, V _I	N = 2.7 V	
lін	Input HIGH Current	J, K Set, Clear Clock			0.1 0.3 0.4	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ll.	Input LOW Current	J, K Clear,Set,Clk			-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				6.0	mA	V _{CC} = MAX		

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS			OUTPUTS		
OPERATING MODE	₹D	¯c _D	J	κ	Q	ā	
Set	L	н	х	×	Н	L	
Reset (Clear)	н	L	x	×	L	н	
*Undetermined	L	L	×	×	н	н	
Toggle	н	н	h	h	q	q	
Load "0" (Reset)	н	н	1	h	L	н	
Load "1" (Set)	н	н	h	1	н	L	
Hold	н	н	1	ı	q	ā	

^{*}Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIMBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V	
tPLH	Propagation Delay, Clock		15	20	ns	$C_{\rm L} = 15 \rm pF$	
^t PHL	Clear, Set to Output		15	20	ns		

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width High	20			ns			
tw	Clear, Set Pulse Width	25			ns	V _{CC} = 5.0 V		
t _S	Setup Time	20			ns	VCC - 5.0 V		
th	Hold Time	0			ns			




DESCRIPTION — The SN54LS/74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


SN54LS113A SN74LS113A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)



SYMBOL	DADAMETE	Б.		LIMITS		UNITS	TEST CONDITIONS	
STMBOL	PARAMETE	н	MIN	TYP	MAX	UNITS	TEST	UNDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Vol	tage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{II}$ or V_{IL} per Truth Table	
VОН	Output Fild i Voltage	74	2.7	3.5		٧		
		54,74		0.25	0.4	V	IOL = 4.0 mA VCC = VCC MIN	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
I _I H	Input HIGH Current	J, K Set Clock			20 60 80	μΑ	V _{CC} = MAX, V _I	N = 2.7 V
	input nigh current	J, K Set Clock		-	0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
۱۱L	Input LOW Current	J, K Set, Clock			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current	Power Supply Current			6.0	mA	V _{CC} = MAX	

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS		OUTPUTS		
OFERATING MODE	₹D	j	К	Q	ā	
Set	L	×	×	Н	L.	
Toggle	н	h	h	q	q	
Load "0" (Reset)	н	1	h	L	н	
Load "1" (Set)	н	h	1	н	L	
Hold	н	1	1	q	q	

H,h = HIGH Voltage Level

L,I = LOW Voltage Level X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

	., ., .,							
SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
	PARAIVIETER	MIN	TYP	MAX	UNITS	1EST CONDITIONS		
fMAX	Maximum Clock Frequency	30	45		MHz	V F O V		
^t PLH	Propagation Delay, Clock		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$		
^t PHL	Set to Output		15	20	ns	_ ,		

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS			
		MIN	TYP	MAX	UNITS				
tw	Clock Pulse Width High	20			ns				
tW	Set Pulse Width	25			ns	V _{CC} = 5.0 V			
t _S	Setup Time	20			ns	VCC = 5.0 V			
th	Hold Time	0			ns				




DESCRIPTION — The SN54LS/74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

SN54LS114A SN74LS114A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


LOW POWER SCHOTTKY

LOGIC SYMBOL



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

LOGIC DIAGRAM (EACH FLIP-FLOP)



SYMBOL	PARAMET	ED .		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIET	EN	MIN	TYP	MAX	UNITS	TEST C	UNDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
V _{IL}	Input LOW Voltage	54 74			0.7 0.8	٧	Guaranteed Inp All Inputs	ut LOW Voltage for
VIK	Input Clamp Diode Vo			-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
Vau	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
Vон	Output High Voltage	74	2.7	3.5		٧		
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
	Input HIGH Current	J, K Set Clear Clock			20 60 120 160	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
lін	input nigh Current-	J, K Set Clear Clock			0.1 0.3 0.6 0.8	mA	VCC = MAX, VI	_N = 7.0 V
l _{IL}	Input LOW Current	J, K Set Clear, Clock			-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Currer	nt			6.0	mA	V _{CC} = MAX	

MODE SELECT - TRUTH TABLE

		INPUTS		OUTPUTS		
OPERATING MODE	Ī _D	\overline{c}_D	J	К	a	ā
Set	L	н	×	×	н	L
Reset (Clear)	н	L	×	х	L	н
*Undetermined	L	L	×	×	н	Н
Toggle	н	н	h	h	q	q
Load "0" (Reset)	н	н	1	h	L	н
Load "1" (Set)	н	н	h	1	н	L
Hold	н	н	1	1	q	q

^{*}Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

		-				
SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	
^t PLH	Propagation Delay, Clock,		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PHL	Clear, Set to Output		15	20	ns	- С <u> — 13 р</u> і

0)/44001	DARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Clock Pulse Width High	20			ns	
tW	Clear, Set Pulse Width	25			ns	V _{CC} = 5.0 V
t _S	Setup Time	20			ns	VCC = 3.0 V
th	Hold Time	0			ns	

H_.h = HIGH Voltage Level

L,I = LOW Voltage Level X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.



DESCRIPTION — These d-c triggered multivibrators feature pulse width control by three methods. The basic pulse width is programmed by selection of external resistance and capacitance values. The LS122 has an internal timing resistor that allows the circuits to be used with only an external capacitor. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-levelactive (B) inputs, or be reduced by use of the overriding clear.

The LS122 and LS123 have Schmitt trigger inputs to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS
- D-C TRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
- RETRIGGERABLE FOR VERY LONG OUTPUT PULSES, UP TO 100% DUTY CYCLE
- INTERNAL TIMING RESISTORS ON LS122

LS122 FUNCTIONAL TABLE

	OUT	PUTS				
CLEAR	A1	A2	В1	В2	a	ā
L	х	х	Х	х	٦	н
X	н	н	Х	х	L	н
X	Х	X	L	×	L	н
X	х	х	X	L	L	Н
н	L	X	1	Н	л	IJ
н	L	X	н	1	л	IJ
н	х	L	1	н	л	J.L
н	х	L	н	1	л	П
н	н	1	н	н	Л	IJ
н	1	1	Н	н	л	Т
н	1	н	Н	н	л	U
1	L	х	н	н	л	U
1	х	L	Н	н	л	П


LS123 **FUNCTIONAL TABLE**

INP	INPUTS				
CLEAR	Α	В	Q	ã	
L	X	х	L	н	
x	н	X	L	н	
x	х	L	L	н	
н	L	1	л	u	
н	1	н	л	U	
1	L	н	л	U	


SN54LS/74LS122 SN54LS/74LS123

RETRIGGERABLE MONOSTABLE **MULTIVIBRATORS**

LOW POWER SCHOTTKY



NC - NO internal connection



NOTES:

- An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext} (positive).
 To use the internal timing resistor of the LS122, connect R_{int} to V_{CC}.
 For improved pulse width accuracy connect an external resistor between R_{ext}/C_{ext} and V_{CC} with Rint open-circuited.
- 4. To obtain variable pulse widths, connect an external variable resistance between R_{int}/C_{ext} and V_{CC} .

TYPICAL APPLICATION DATA

The output pulse t_W is a function of the external components, C_{ext} and R_{ext} or C_{ext} and R_{int} on the LS122. For values of C_{ext} \geqslant 1000 pF, the output pulse at $V_{CC} = 5.0 \, \text{V}$ and $V_{RC} = 5.0 \, \text{V}$ (see Figures 1, 2, and 3) is given by

tW = K Rext Cext where K is nominally 0.45

If C_{ext} is on pF and R_{ext} is in $k\Omega$ then t_W is in nanoseconds.

The C_{ext} terminal of the LS122 and LS123 is an internal connection to ground, however for the best system performance C_{ext} should be hard-wired to ground.

Care should be taken to keep R_{ext} and C_{ext} as close to the monostable as possible with a minimum amount of inductance between the R_{ext}/C_{ext} junction and the R_{ext}/C_{ext} pin. Good groundplane and adequate bypassing should be designed into the system for optimum performance to insure that no false triggering occurs.

It should be noted that the C_{ext} pin is internally connected to ground on the LS122 and LS123, but not on the LS221. Therefore, if C_{ext} is hard-wired externally to ground, substitution of a LS221 onto a LS123 socket will cause the LS221 to become non-functional.

The switching diode is not needed for electrolytic capacitance application and should not be used on the LS122 and LS123.

To find the value of K for $C_{\text{ext}} \geqslant 1000\,\text{pF}$, refer to Figure 4. Variations on V_{CC} or V_{RC} can cause the value of K to change, as can the temperature of the LS123, LS122. Figures 5 and 6 show the behaviour of the circuit shown in Figures 1 and 2 if separate power supplies are used for V_{CC} and V_{RC} . If V_{CC} is tied to V_{RC} , Figure 7 shows how K will vary with V_{CC} and temperature. Remember, the changes in R_{ext} and C_{ext} with temperature are not calculated and included in the graph.

As long as $C_{\text{ext}} \geqslant 1000 \, \text{pF}$ and $5 \, \text{K} \leqslant R_{\text{ext}} \leqslant 260 \, \text{K}$ (SN74LS122/123) or $5 \, \text{K} \leqslant R_{\text{ext}} \leqslant 160 \, \text{K}$ (SN54LS122/123), the change in K with respect to R_{ext} is negligable.

If $C_{ext} \le 1000$ pF the graph shown on Figure 8 can be used to determine the output pulse width. Figure 9 shows how K will change for $C_{ext} \le 1000$ pF if V_{CC} and V_{RC} are connected to the same power supply. The pulse width t_W in nanoseconds is approximated by


$$t_W = 6 + 0.05 C_{ext} (pF) + 0.45 R_{ext} (k\Omega) C_{ext} + 11.6 R_{ext}$$

In order to trim the output pulse width, it is necessary to include a variable resistor between V_{CC} and the R_{ext}/C_{ext} pin or between V_{CC} and the R_{ext} pin of the LS122. Figure 10, 11, and 12 show how this can be done. R_{ext} remote should be kept as close to the monostable as possible.

Retriggering of the part, as shown in Figure 3, must not occur before C_{ext} is discharged or the retrigger pulse will not have any effect. The discharge time of C_{ext} in nanoseconds is guaranteed to be less than $0.22 \ C_{\text{ext}}$ (pF) and is typically $0.05 \ C_{\text{ext}}$ (pF).

For the smallest possible deviation in output pulse widths from various devices, it is suggested that C_{ext} be kept $\geqslant 1000 \text{ pF}$.

WAVEFORMS



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA
R _{ext}	External Timing Resistance	54 74	5.0 5.0		180 260	kΩ
C _{ext}	External Capacitance	54,74		No Restric	ction	
R _{ext} /C _{ext}	Wiring Capacitance at Rext/Cext Terminal	54,74			50	pF


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	,		LIMITS		LINUTC	TECT	ONDITIONS
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
VOH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
VOH	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL '	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current	LS122			11	mA	V _{CC} = MAX	
		LS123			20		VCC - WAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Propagation Delay, A to Q		23	33	ns	
^t PHL	Propagation Delay, A to $\overline{\mathbf{Q}}$		32	45	1.0	$C_{\text{ext}} = 0$
^t PLH	Propagation Delay, B to Q		23	44	ns	C _L = 15 pF
^t PHL	Propagation Delay, B to $\overline{\mathbf{Q}}$		34	56	113	$R_{\text{ext}} = 5.0 \text{ k}\Omega$
^t PLH	Propagation Delay, Clear to $\overline{\mathbf{Q}}$		28	45	ns	$R_L = 2.0 k\Omega$
^t PHL	Propagation Delay, Clear to Q		20	27	113	
tW min	A or B to Q		116	200	ns	
t _W Q	A to B to Q	4.0	4.5	5.0	μs	$C_{\text{ext}} = 1000 \text{ pF}, R_{\text{ext}} = 10 \text{ k}\Omega,$ $C_{\text{L}} = 15 \text{ pF}, R_{\text{L}} = 2.0 \text{ k}\Omega$

CVMBOL	DADAMETER		UNITS		
SYMBOL PARAMETER	PARAMETER	MIN	TYP	MAX	UNITS
tW	Pulse Width	40			ns






Fig. 1

Fig. 2







Fig. 3



MOTOROLA SCHOTTKY TTL DEVICES








Fig. 9




Fig. 10 — LS123 REMOTE TRIMMING CIRCUIT




Fig. 11—LS122 REMOTE TRIMMING CIRCUIT WITHOUT Rext




Fig. 12—LS122 REMOTE TRIMMING CIRCUIT WITH R_{int}



TRUTH TABLES

LS125A

INP	UTS	OUTPUT
Ē	D	001701
L	L	L
L	н	н
н	×	(Z)

LS126A

INP	UTS	OUTPUT
E	D	001101
H	L	L
н	н	н
L	X	(Z)


L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

(Z) = High Impedance (off)

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)



LS126A

SN54LS/74LS125A SN54LS/74LS126A

QUAD 3-STATE BUFFERS

LOW POWER SCHOTTKY


CVMADOL	DADAMETER			LIMITS		LINITO	TECT	CAUDITIONS	
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage for	
		54			0.7	.,		out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, IIN	=-18 mA	
Voн	Output HIGH Voltage	54	2.4			V		$H = MAX, V_{IN} = V_{IH}$	
VOH	Output man voltage	74	2.4			٧	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	٧	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL} Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table		
lozh	Output Off Current HIG	Н			20	μΑ	VCC = MAX, V	OUT = 2.4 V	
OZL	Output Off Current LOV	N			-20	μΑ	V _{CC} = MAX, V	OUT = 0.4 V	
l	Input HIGH Current				20	μΑ	V _{CC} = MAX, V	IN = 2.7 V	
ΙΗ	input High Current				0.1	mA	V _{CC} = MAX, V	IN = 7.0 V	
ΊL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	IN = 0.4V	
los	Short Circuit Current		-40		-225	mA	V _{CC} = MAX		
lcc	Power Supply Current	LS125A			20	mA	Voc = MAX	$V_{IN} = 0 \text{ V}, V_E = 4.5 \text{ V}$	
	, over cappiy current	LS126A			22		VCC - WAX,	$V_{IN} = 0 \text{ V}, V_E = 4.5 \text{ V}$ $V_{IN} = 0 \text{ V}, V_E = 0 \text{ V}$	


GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH		LS125A		9.0	15				
^t PLH	Propagation Delay,	LS126A		9.0	15	ns	Fig. 2		
^t PHL	Data to Output	LS125A		7.0	18]	g		
tPHL:		LS126A		8.0	18			$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$ $R_1 = 667 \Omega$	
•	Output Enable Time	LS125A		12	20		Figs. 4, 5		
^t PZH	to HIGH Level	LS126A		16	25	ns		1112 - 307 12	
+	Output Enable Time	LS125A		15	25		F: 2 F		
tPZL	to LOW Level	LS126A		21	35	ns	Figs. 3, 5		
+	Output Disable Time	LS125A			20		F: 4 F		
tPHZ	from HIGH Level	LS126A			25	ns	Figs. 4, 5	$V_{CC} = 5.0 \text{ V}$ $C_1 = 5.0 \text{ pF}$	
•	Output Disable Time	LS125A			20		5: 0.5	R _L = 667 Ω	
tPLZ	from LOW Level	LS126A			25	ns	Figs. 3, 5		





SYMBOL	SW1	SW2
tPZH	Open	Closed
tPZL	Closed	Open
^t PLZ	Closed	Closed
^t PHZ	Closed	Closed




DESCRIPTION — The SN54LS/74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than $V_{\rm T+}$ (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.

SN54LS132 SN74LS132

QUAD 2-INPUT
SCHMITT TRIGGER NAND GATE
LOW POWER SCHOTTKY



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
¹ ОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMPOL	DADAMETER	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS
SYMBOL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST CONDITIONS
V_{T+}	Positive-Going Thresho	ld Voltage	1.5		2.0	V	V _{CC} = 5.0 V
V _T _	Negative-Going Thresh	old Voltage	0.6		1.1	V	V _{CC} = 5.0 V
V _T +-V _T _	Hysteresis		0.4	0.8		V	V _{CC} = 5.0 V
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =-18 mA
Vou	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{II}$
VOH	Output high voltage	74	2.7	3.4			VCC = MIN, IOH = -400μA, VIN = VIL
VoL	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
· OL	74			0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
I _{T+} Inpu	Input Current at	Input Current at		-0.14		mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T+}$
'1+	Positive-Going Threshold			0.14	:		$\sqrt{CC} = 8.0 \text{ V}, \text{ VIN} = \text{VT} +$
IT-	Input Current at			-0.18		mA	V00 - 5 0 V V - V
-1-	Negative-Going Thresh	old		0.10		""	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T_{-}}$
lн	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
чн	input riidir current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
4L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit		-20		-100	mA	VCC = MAX, VOLIT = 0 V
·US	Current				-100	111/4	VCC - IVIAA, VOUI - 0 V
la a	Power Supply Current				1.1		\\\-\ \-\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\
ICC	Total, Output HIGH			5.9	11	mA	$V_{CC} = MAX, V_{IN} = 0 V$
	Total, Output LOW			8.2	14	mA	$V_{CC} = MAX, V_{IN} = 4.5 V$

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output			22	ns	$V_{CC} = 5.0 V$		
tPHL	Turn On Delay, Input to Output			22	ns	C _L = 15 pF		



THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE



Eig 2

Fig. 2

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS TEMPERATURE





Fig. 3





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

SN54LS133 SN74LS133

13-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTO	TECT	ONDITIONS	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
۷ıK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
		74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74	T	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lін	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
lı.	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH				0.5	mA	V _{CC} = MAX		
	Total, Output LOW]	1.1	7	1.00		

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		40	59	ns	C _L = 15 pF





TRUTH TABLE

11	OUT									
A	В	Z								
L	L	L								
L	н	н								
н	L	н								
н	н	L								

SN54LS136 SN74LS136

QUAD 2-INPUT EXCLUSIVE OR GATE

LOW POWER SCHOTTKY

*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lor	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS			
STIVIBUL	PARAMETER	FANAMETER			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			٧	Guaranteed Input HIGH Voltage for All Inputs			
.,		54			0.7		Guaranteed Inp	ut LOW Voltage for	
VIL	Input LOW Voltage 74				0.8	V	All Inputs		
VIK	Input Clamp Diode Volta		-0.65	-1.5	٧	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$			
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
		54,74	1	0.25	0.4	٧	IOL = 4.0 mA VCC = VCC MIN.		
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					40	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ίΗ	Input HIGH Current	Input HIGH Current			0.2	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
ΙΙL	Input LOW Current			-0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V			
lcc	Power Supply Current			10	mA	V _{CC} = MAX			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			LINUTC	TECT COMPLETIONS		
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Other Input LOW		18 18	30 30	ns	V _{CC} = 5.0 V		
^t PLH ^t PHL	Propagation Delay, Other Input HIGH		18 18	30 30	ns	$C_L = 15 pF$, $R_L = 2.0 k\Omega$		





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

SN54LS137 SN74LS137

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CVMDOL	DADAMETER	LIMITS			LIMITO	TEST CONDITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST	UNDITIONS		
ViH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =-18 mA		
VOH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{II}$ or V_{IL} per Truth Table		
		74	2.7	3.5		٧			
.,	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
Iн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
ΙΙL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				18	mA	V _{CC} = MAX		

FUNCTION TABLE

TONOTION 17, DEC													
		INP	JTS										
E	NABL	E	SELECT OUTPUTS										
GL	G1	G ₂	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Х	Н	Х	X	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	L	Χ	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н
L	Н	L	L	L	Н	Н	L	Н	Н	н	Н	Н	н
L	Н	L	L	Н	L	H	Н	L	Н	Н	Н	Н	н
L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	н
L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
н	Н	L	х	Х	Х	Output corresponding to stored address, L; all others, H							

H = high level, L = low level, X = irrelevant



AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	LEVELS OF	LIMITS			UNIT	TEST
STIVIBUL	PARAIVIETER	DELAY	MIN	TYP	MAX	UNIT	CONDITIONS
^t PLH	Propagation Delay Time, A,B,C to Y	2		11	17	ns	
^t PHL		4		25	38	115	
^t PLH	Propagation Delay Time, A,B,C to Y	3		16	24		
^t PHL		3		19	29	ns	
tPLH .	Propagation Delay Time, Enable G2 to Y	2		13	21	ns	$V_{CC} = 5.0 \text{ V}$
^t PHL		2		16	27	ns	$C_L = 15 \text{ pF}$
^t PLH	Propagation Delay Time, Enable G1 to Y	3		14	21		С_ 15 рг
^t PHL		3		18	27	ns	
tPLH	Propagation Delay Time, Enable GL to Y	3		18	27		
^t PHL		4		25	38	ns	

SYMBOL	DADAMETER		LIMITS		LINUTC	TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Pulse Width — Enable at GL	15			ns			
t _S	Setup Time, A,B,C	10			ns	$V_{CC} = 5.0 V$		
th	Hold Time, A,B,C	10			ns			



DESCRIPTION — The LSTTL/MSI SN54LS/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**


PIN NAMES

	LOADI	NG (Note a)
	HIGH	LOW
ress Inputs	05111	0.25 111

$A_0 - A_2$ $\overline{E}_1, \overline{E}_2$ E_3 $\overline{O}_0 - \overline{O}_7$	Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b)	0.5 U.L. 0.5 U.L. 0.5 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L.
00 - 07	Active LOW Outputs (Note b)	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




SN54LS138 SN74LS138

1-OF-8-DECODER/ **DEMULTIPLEXER**

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

NOTE The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package **FUNCTIONAL DESCRIPTION** – The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled provides eight mutually exclusive active LOW outputs $(\overline{O}_0 \cdot \overline{O}_7)$. The LS138 features three Enable inputs, two active LOW $(\overline{E}_1, \overline{E}_2)$ and one active HIGH (E_3) . All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

		INP	JTS			OUTPUTS							
Ē ₁	Ē ₂	E3	A ₀	Α1	A ₂	\overline{o}_0	ō ₁	\overline{o}_2	\overline{o}_3	\overline{o}_4	ō ₅	ō ₆	ō ₇
н	×	×	×	×	х	н	н	н	н	Н	н	Н	н
×	н	X	×	X	×	н	н	н	н	н	н	н	н
×	X	L	×	×	×	н	н	н	н	н	н	н	н
L	L	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	L	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	Ł	H	н	н
L	L	н	н	L	н	н	н	н	н	н	L	н	н
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care




Fig. a.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAAROL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	ſ	MIN	TYP	MAX	UNITS	TEST C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VОН	OH Output High Voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V	
ήΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
ΙΙL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V		
los	Short Circuit Current	-20		-100	mA	V _{CC} = MAX			
lcc	Power Supply Current				10	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	DADAMETER	LEVEL OF		LIMITS		LINUTC	TEST CONDITIONS	
STIVIBUL	PARAMETER	DELAY	MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay Address to Output	2 2		13 27	20 41	ns		
^t PLH ^t PHL	Propagation Delay Address to Output	3 3		18 26	27 39	ns	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay Enable to Output	2 2		12 21	18 32	ns	$C_L = 15 pF$	
^t PLH ^t PHL	Propagation Delay Enable to Output	3 3		17 25	26 38	ns		




Fig. 1




Fig. 2




DESCRIPTION — The LSTTL/MSI SN54LS/74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF- 4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS139 SN74LS139

DUAL 1-OF-4 -DECODER/ DEMULTIPLEXER

LOW POWER SCHOTTKY



V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


PIN NAMES

			- (
		HIGH	LOW
A ₀ , A ₁	Address Inputs	0.5 U.L.	0.25 U.L.
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$\overline{o}_0 - \overline{o}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.

LOADING (Note a)

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION — The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A₀, A₁) and provide four mutually exclusive active LOW outputs (\overline{O}_0 - \overline{O}_3). Each decoder has an active LOW Enable (\overline{E}). When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.


TRUTH TABLE

	INPUTS		OUTPUTS				
Ē	A ₀	A ₁	ō ₀	\overline{o}_1	\overline{o}_2	\overline{o}_3	
н	×	×	н	Н	н	Н	
L	L	L	L	н	н	н	
L	н	L	н	L	н	н	
L	L	н	н	н	L	н	
L	н	н	н	н	н	L	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care



E:- -

COMIDAITIE	or Ellerinid Ibridge					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CVAADOL	DADAMETE			LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =-18 mA		
Vou	Output HIGH Voltage	54	2.5	3.5		٧		H = MAX, VIN = VIH	
VOH	74	74	2.7	3.5		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
IL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V		
os	Short Circuit Current	-20		-100	mA	V _{CC} = MAX			
lcc	Power Supply Current			11	mA	V _{CC} = MAX			

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LEVEL OF		LIMITS		LINUTC	TEST
STIVIBUL	PARAIVIETER	DELAY	MIN	TYP	MAX	UNITS	CONDITIONS
tPLH	Propagation Delay	2		13	20	ns	
^t PHL	Address to Output	2		22	33	ris	
tPLH	Propagation Delay	3		18	29	no	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$
^t PHL	Address to Output	3		25	38	ns	$C_L = 15 pF$
tPLH	Propagation Delay	2		16	24		
tPHL	Enable to Output	2		21	32	ns	




Fig. 1




Fig. 2



SN54LS145 SN74LS145

DESCRIPTION — The SN54LS/74LS145, 1-of-10 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 10-digit incandescent displays. All outputs remain off for all invalid binary input conditions. It is designed for use as indicator/relay drivers or as an open-collector logic circuit driver. Each of the high breakdown output transistors will sink up to 80 mA of current. Typical power dissipation is 35 mW. This device is fully compatible with all TTL families.

1-OF-10 DECODER/DRIVER OPEN-COLLECTOR

LOW POWER SCHOTTKY

- LOW POWER VERSION OF 54/74145
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

α	וחו	NG	(Not	(و ما

PIN NAMES


 P_0 , P_1 , P_2 , P_3 BCD Inputs Q_0 to Q_9 Outputs (Note b)

HIGH	LOW
0.5 U.L.	0.25 U.L.
Open Collector	15 (7.5) U.L.

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges



Po P1 P2 P3 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 1 2 3 4 5 6 7 9 10 11 VCC = Pin 16 GND = Pin 8

LOGIC SYMBOL





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

TRUTH TABLE

	TROTH TABLE												
	INP	UTS						OUT	PUTS				
P ₃	P ₂	P ₁	P ₀	\bar{a}_0	<u>a</u> 1	\bar{a}_2	\bar{a}_3	₫4	$\bar{\alpha}_5$	\bar{a}_6	\bar{a}_7	ā ₈	ā ₉
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	н	н	L	Н	Н	н	н	Н	Н	н	н
L	L	Н	L	н	н	L	н	Н	н	Н	Н	н	н
L	L	н	н	н	н	Н	L	н	н	Н	Н	н	н
L	Н	L	L	н	Н	Н	Н	L	Н	Н	Н	Н	н
L	н	L	н	н	н	н	н	Н	L	Н	Н	н	н
L	н	н	L	н	н	н	н	Н	н	L	н	н	н
L	н	н	н	н	Н	Н	Н	Н	Н	Н	L	Н	н
н	L	L	L	н	н	н	н	н	н	Н	Н	L	н
Н	L	L	н	н	н	н	н	н	Н	Н	Н	н	L
Н	L	н	L	н	Н	Н	н	Н	н	Н	Н	н	н
Н	L	н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	н
н	н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	н
н	н	L	н	н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	Н	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	н
н	н	н	н	н	Н	H	н	н	н	Н	Н	Н	H.

H = HIGH Voltage Level L = LOW Voltage Level

SYMBOL	PARAMETER	1 1	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			15	٧
lOL	Output Current — Low	54 74			12 24	mA

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS		
STIMBUL	PANAIVIETER	١	MIN	TYP	MAX	UNITS	1531	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	Input I OW Voltage				0.7	.,	Guaranteed Input LOW Voltage for		
V _{IL}	Input LOW Voltage	74			0.8	\ \	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _I	N = -18 mA	
ЮН	Output HIGH Current	54,74			250	μΑ	$V_{CC} = MIN, V$	OH = MAX	
		54,74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
v_{OL}	Output LOW Voltage	74		0.35	0.5	V·	$I_{OL} = 24 \text{ mA}$	$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		54,74		2.3	3.0	V	I _{OL} = 80 mA	per Truth Table	
					20	μΑ	V _{CC} = MAX, V	V _{IN} = 2.7 V	
ίн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	V _{IN} = 7.0 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	V _{IN} = 0.4 V	
lcc	Power Supply Current				13	mA	$V_{CC} = MAX, V$	√ _{IN} = GND	

AC CHARACTERISTICS: $T_A = 25$ °C

CVMDOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	FARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PHL	Propagation Delay			50	no	V _{CC} =5.0 V	
	Pn Input to Qn Output			50	ns	$C_L = 45 \text{ pF}$	




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS147 and the SN54LS/74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level.

The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level.

The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input El and Enable Output EO) octal expansion is allowed without needing external circuitry.

The SN54LS/74LS748 is a proprietary Motorola part incorporating a built-in deglitcher network which minimizes glitches on the GS output. The glitch occurs on the negative going transition of the EI input when data inputs 0-7 are at logical ones.

The only dc parameter differences between the LS148 and the LS748 are that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148:

The only ac difference is that tp_{HL} from EI to EO is changed from 40 to 45 ns.

SN54LS/74LS147 FUNCTION TABLE

				(UT	PUT	S					
1	2	3	4	5	6	7	8	9	D	С	В	Α
н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Х	Х	Х	Х	Х	Х	Х	Х	L	L	Н	Н	L
Х	Х	Х	Х	Х	Х	Х	L	Н	L	Н	Н	Н
Х	Х	Х	Х	Х	Х	L	н	Н	Н	L	L	L
Х	Х	Х	Х	Х	L	Н	н	Н	н	L	L	Н
Х	Х	Х	Х	L	Н	Н	н	Н	н	L	Н	L
Х	Х	Х	L	Н	Н	Н	Н	Н	н	L	н	Н
Х	Х	L	Н	Н	Н	Н	н	н	н	Н	L	L
Х	L	Н	Н	Н	Н	Н	Н	Н	н	Н	L	Н
L	Н	Н	Н	н	н	Н	Н	Н	н	н	Н	L

SN54LS/74LS148 SN54LS/74LS748 FUNCTION TABLE


			-										
	INPUTS									0	UTF	UTS	}
EI	0	1	2	3	4	5	6	7	A2	Α1	ΑO	GS	ΕO
Н	Х	Х	Х	Х	Х	Х	Х	x	Н	Н	Н	Н	Н
L	Н	н	Н	Н	Н	Н	Н	Н	н	н	н	н	L
L	Х	Х	Х	Х	Χ	Х	Х	L	L	L	L	L	н
L	Х	Х	Х	Х	Х	Х	L	Н	L	L	н	L	н
Ļ	Х	Х	Х	Х	Х	L	Н	Н	L	Н	L	L	Н
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	Н	L	н
L	Х	Х	Χ	L	Н	Н	Н	Н	Н	L	L	L	н
L	Х	Х	L	Н	Н	Н	Н	Н	н	L	Н	L	н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	L	н

H = high logic level, L = low logic level, X = irrelevant


SN54LS/74LS147 SN54LS/74LS148 SN54LS/74LS748

10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

LOW POWER SCHOTTKY



FUNCTIONAL BLOCK DIAGRAMS



SN54LS/74LS748

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			,					
SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS
OTWIDOL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1631	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7			put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	٧	V _{CC} = MIN, III	_V = −18 mA
VOH	Output HIGH Voltage	54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$
VOH	Output Filder Voltage	74	2.7	3.5		V	or V _{IL} per Trut	h Table
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
IIH	Input HIGH Current All Others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)				20 40 40 60	μΑ	V _{CC} = MAX, V	/ _{IN} = 2.7 V
יוח	All Others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)				0.1 0.2 0.2 0.3	mA	V _{CC} = MAX, V	/ _{IN} = 7.0 V
lıL	Input LOW Current All others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)				-0.4 -0.8 -0.8 -1.2	mA	V _{CC} = MAX, V	∕ _{IN} = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				20	mA	V _{CC} = MAX, II	nputs 7, El, GND, Other
					17	mA	V _{CC} = MAX, A	All open

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

SN54LS/74LS147

SYMBOL	FROM	то	WAVEFORM		IMIT	3	UNIT	TEST CONDITIONS	
31WB0L	(INPUT)	(OUTPUT)	VVAVEFORIVI	MIN	TYP	MAX	UNIT		
^t PLH	Anv	Any	In-phase		12	18	ns		
^t PHL	7.11.7	7.1.7	output		12	18	113	CL = 15 pF,	
^t PLH	Anv	Any	Out-of-phase		21	33	ns	$R_L = 2 k\Omega$	
^t PHL	,	,	output		15	23			

SN54LS/74LS148 SN54LS/74LS748

SYMBOL	FROM	TO	WAVEFORM		IMIT	3	UNIT	TEST CONDITIONS	
STIVIBOL	(INPUT)	(OUTPUT)	VVAVEFORIVI	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
tPLH	1 thru 7	A0, A1, or A2	In-phase		14	18	ns		
^t PHL	, and ,	710,711,01712	output		15	25			
^t PLH	1 thru 7	A0, A1, or A2	Out-of-phase		20	36	ns		
^t PHL		710,711,01712	output		16	29	110		
tPLH	0 thru 7	EO	Out-of-phase		7.0	18	ns		
tPHL			output		25 40		110	C _L = 15 pF,	
tPLH	0 thru 7	GS	In-phase		35	55	ns	$R_L = 2 k\Omega$,	
^t PHL			output		9.0	21			
tPLH	EI	A0, A1, or A2	In-phase		16	25	ns		
^t PHL	Li	A0, A1, 01 A2	output		12	25	113		
^t PLH	EI	GS	In-phase		12	17	ns		
tPHL		45	output		14	36	,,,,		
^t PLH	EI	EO	In-phase		12	21	ns		
^t PHL	LI		output		28 30	40 45	113	(LS148) (LS748)	



DESCRIPTION — The TTL/MSI SN54LS/74LS151 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS151 SN74LS151

8-INPUT MULTIPLEXER


LOW POWER SCHOTTKY


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
$S_0 - S_2$	Select Inputs	0.5 U.L.	0.25 U.L.
$\frac{S_0 - S_2}{\overline{E}}$	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$I_0 - I_7$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
z .	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.
Z	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.


NOTES:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.







FUNCTIONAL DESCRIPTION – The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} Z &= \overline{E} \cdot (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + \\ & I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2). \end{split}$$

The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.

TRUTH TABLE

Ē	S ₂	S ₁	s ₀	10	11	12	13	14	15	16	17	Ž	Z
Н	Х	×	×	X	×	X	×	×	×	×	×	H	L
L	L	L	L	L	×	×	×	×	×	×	×	н	L
L	L	L	L	н	×	×	X	×	×	×	×	L	н
L	L	L	н	×	L	×	×	X	×	×	×	н	L
L	L	L	н	X	н	х	Х	X	×	X	X	L	н
L	L	н	L	×	X	L	×	X	×	×	×	н	L
L	L	н	L	×	×	н	X	X	×	×	×	L	- н
L	L	н	н	×	×	×	L	X	×	X	×	н	L
L	L	н	н	×	х	×	н	х	×	X	×	L	н
L	н	L	L	×	×	×	×	L	×	X	×	н	니
L	н	L	L	×	×	X	×	н	×	X	X	L	н
L	н	L	н	×	×	X	×	X	L	X	X	н	L
L	н	L	н	×	×	X	×	×	н	X	X	L	н
L	н	н	L	x	×	×	X	×	×	L	X	н	L
L	н	н	L	×	×	X	×	X	×	н	X	L	н
L	н	н	н	×	×	×	X	X	×	х	L	н	니
L	н	н	н	х	×	×	×	х	×	х	н	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

CVMADOL	DADAMETER			LIMITS		LINUTO	TECT	ONDITIONS		
SYMBOL	PARAMETER	(MIN	TYP	MAX	UNITS	TEST CONDITIONS			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7		Guaranteed Inp	ut LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA		
Vон	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$		
VОН	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table		
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$		
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table		
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V		
IH	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V			
IL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V			
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX			
lcc	Power Supply Current			10	mA	V _{CC} = MAX				

AC CHARACTERISTICS: $T_A = 25^{\circ}C$

CVAADO	DADAMETER		LIMITS		LINITO	TECT CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay Select to Output Z		27 18	43 30	ns			
^t PLH ^t PHL	Propagation Delay Select to Output Z		14 20	23 32	ns	V _{CC} = 5.0 V C _I = 15 pF		
tPLH tPHL	Propagation Delay Enable to Output Z		26 20	42 32	ns			
^t PLH ^t PHL	Propagation Delay Enable to Output Z		15 18	24 30	ns	C _L = 15 pF		
^t PLH ^t PHL	Propagation Delay Data to Output Z		20 16	32 26	ns			
^t PLH ^t PHL	Propagation Delay Data to Output Z		13 12	21 20	ns			




Fig. 1




Fig. 2



DESCRIPTION — The LSTTL/MSI SN54LS/74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- SEPARATE ENABLE FOR EACH MULTIPLEXER
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS153 SN74LS153


DUAL 4-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
s _o	Common Select Input	0.5 U.L.	0.25 U.L.
S _O E	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
l ₀ , l ₁	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.
	, , , , , , , , , , , ,		, ,

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



LOGIC SYMBOL

V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION – The LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S_0 , S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a , Z_b) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$\begin{split} &Z_a = \overline{\mathsf{E}}_a \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ &Z_b = \overline{\mathsf{E}}_b \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

INPUTS		INF		OUTPUT		
S ₁	Ē	10	Ι ₁	12	13	Z
х	н	×	×	×	Х	L
L	L	L	×	×	×	L
L	L	н	×	×	×	н
L	L	x	L	X	×	L
L	L	X	н	х	×	н
H	L	х	×	L	×	L
н	L	X	×	н	×	н
н	L	×	×	×	L	L
Н	L	X	×	X	н	н
	S ₁ X L L H H H	S1	S1 E I0 X H X L L L L L X L L X H L X H L X H L X H L X H L X	S1 E I0 I1 X H X X L L L X L L H X L L X L L L X H H L X X H L X X H L X X	S1 E I0 I1 I2 X H X X X L L L X X L L H X X L L X L X L L X H X H L X X H H L X X X H L X X X	S1 E I0 I1 I2 I3 X H X X X X L L L X X X L L H X X X L L X L X X L L X H X X H L X X H X H L X X X L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CVAADOL	DADAMETE			LIMITS		LIMITO	TEST CONDITIONS		
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
Voh	Output HIGH Voltage	54	2.5	3.5		V		$_{H} = MAX, V_{IN} = V_{IH}$	
VОН	H Output high voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ЧΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ηL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				10	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

CVAAROL			LIMITS		UNITS	TECT CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX			TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay Data to Output		10 17	15 26	ns	Fig. 2	
^t PLH ^t PHL	Propagation Delay Select to Output		19 25	29 38	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
^t PLH ^t PHL	Propagation Delay Enable to Output		16 21	24 32	ns	Fig. 2	




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS155 and SN54LS/74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.

The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


PIN NAMES

		HIGH	LOW
A ₀ , A ₁	Address Inputs	0.5 U.L.	0.25 U.L
\overline{E}_a , \overline{E}_b	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L
	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L
$\frac{E_a}{O_0} - \overline{O}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L

NOTES:


a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.



SN54LS/74LS155 SN54LS/74LS156

DUAL 1-OF-4 DECODER/ DEMULTIPLEXER LS156-OPEN-COLLECTOR LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOADING (Note a)

FUNCTIONAL DESCRIPTION — The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A₀, A₁) and provides four mutually exclusive active LOW outputs (\overline{O}_0 – \overline{O}_3). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ($E_a { ilde E}_a$). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the \overline{E}_a or E_a inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs ($\overline{E}_b { ilde E}_b$). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying E_a to \overline{E}_b and relabeling the common connection as (A2). The other \overline{E}_b and \overline{E}_a are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$\begin{split} & \texttt{f} = (\texttt{E} + \texttt{A}_0 + \texttt{A}_1) \cdot (\texttt{E} + \overline{\texttt{A}}_0 + \texttt{A}_1) \cdot (\texttt{E} + \texttt{A}_0 + \overline{\texttt{A}}_1) \cdot (\texttt{E} + \overline{\texttt{A}}_0 + \overline{\texttt{A}}_1) \\ & \texttt{where } \texttt{E} = \texttt{E}_a + \overline{\texttt{E}}_a; \texttt{E} = \texttt{E}_b + \texttt{E}_b \end{split}$$




Fig. a

TRUTH TABLE

ADD	RESS	ENABLE "a"			OUTP	UT "a"		ENAB	LE "b"		OUTPL	JT "b"	
A ₀	Α1	Ea	Ēa	\bar{o}_0	ō₁	ō₂	\bar{o}_3	Ēb	Ē _b	ō ₀	ō ₁	ō ₂	\overline{o}_3
Х	Х	L	Х	Н	Н	Н	Н	Н	Х	н	Н	Н	Н
×	Х	×	Н	н	Н	Н	Н	×	Н	Н	Н	Н	Н
L	L	н	L	L	Н	Н	н	L	L	L	Н	Н	Н
н	L	н	L	Н	L	Н	Н	L	L	н	L	Н	Н
L	н	н	L	н	Н	L	н	L	L	н	Н	L	Н
Н	н	Н	L	Н	Н	Н	L	L	L	Н	Н	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	55 O	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETE	,		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	PANAMETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA		
Voн	Output HIGH Voltage		2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{OH}$		
VОН	Output man voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
IH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
İL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
os	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				10	mA	V _{CC} = MAX		

AC CHARACTERISTICS $T_A = 25$ °C

SYMBOL	PARAMETER	LIMI	TS MAX	UNITS		TEST CONDITIONS
tPLH tPHL	Propagation Delay Address, \overline{E}_a or \overline{E}_b to Output	10 19	15 30	ns	Fig. 1	
tPLH tPHL	Propagation Delay Address to Output	17 19	26 30	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$
tPLH tPHL	Propagation Delay Ea to Output	18 18	27 27	ns	Fig. 1	




Fig. 1




Fig. 2

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/1400/	24244575			LIMITS			TEST COMPLTIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
V_{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
ЮН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V _C	H = MAX
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V_1$	N = 2.7 V
lιн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
l _I L	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
lcc	Power Supply Current				10	mA	V _{CC} = MAX	

AC CHARACTERISTICS $T_A = 25$ °C

SYMBOL	MBOL PARAMETER		TS UNITS		TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay Address, Ea or Eb to Output	25 34	40 51	ns	Fig. 1	V _{CC} = 5.0 V
tPLH tPHL	Propagation Delay Address to Output	31 34	46 51	ns	Fig. 2	1
^t PLH ^t PHL	Propagation Delay Ea to Output	32 32	48 48	ns	Fig. 1	_




Fig. 1




Fig. 2



DESCRIPTION — The LSTTL/MSI SN54LS/74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

SN54LS157 SN74LS157

QUAD 2-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**


		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ē	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
I _{1a} — I _{1d}	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$Z_a - Z_d$	Multiplexer Outputs (Note b)	10 U.L.	5 (2.5) U.L.


LOADING (Note a)

NOTES:

PIN NAMES

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix - Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package **FUNCTIONAL DESCRIPTION** — The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) & Z_b &= \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ Z_c &= \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) & Z_d &= \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

TRUTH TABLE

ENABLE	SELECT INPUT	INP	UTS	OUTPUT
Ē	S	10 11		Z
Н	×	x x		L
L	н	×	L	L
L	н	X	н	н
L	L	L X		L
L	L	н	X	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

GOARANTE	D OPERATING RANGES					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS	OVER OPERATING	TEMPERATURE RANGE	(unless otherwise specified)

SYMBOL	PARAMETER)		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,	1	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA
 Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
VОН	Output mon voitage	74	2.7	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
ин	Input HIGH Current IO,I1 E,S				20 40	μΑ	V _{CC} = MAX, V _I	_N = 2.7 V
	IO.11 Ē,S				0.1 0.2	mA	V _{CC} = MAX, V _I	N = 7.0 V
lıL	Input LOW Current IO.I1 E,S				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				16	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TECT COMPLETIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay Data to Output		9.0 9.0	14 14	ns	Fig. 2		
tPLH tPHL	Propagation Delay Enable to Output		13 14	20 21	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
tPLH tPHL	Propagation Delay Select to Output		15 18	23 27	ns	Fig. 2		




Fig. 1




Fig. 2



DESCRIPTION — The LSTTL/MSI SN54LS/74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

SN54LS158 SN74LS158

QUAD 2-INPUT MULTIPLEXER

LOW POWER SCHOTTKY


PIN NAMES


		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ē	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
$I_{1a} - I_{1d}$	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs (Note b)	10 U.L.	5 (2.5) U.L.

LOADING (Note a)

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





LOGIC SYMBOL

 $V_{CC} = Pin 16$ GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package **FUNCTIONAL DESCRIPTION** — The LS158 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs.

The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		ОИТРИТ
Ē	S	10	11	Z
Н	×	Х	×	Н
L	L	L	×	н
L	L	н	×	L
L	н	Х	L	н
L	н	×	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

CYMPOL	PARAMETER			LIMITS		UNITS	TECT	CONDITIONS
SYMBOL	PARAMETER	(MIN	TYP	MAX	UNITS	1651	CONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{II}	_N = −18 mA
VOH	Output HIGH Voltage	54	2.5	3.5		٧		$o_H = MAX, V_{IN} = V_{IH}$
VOH	Output more voltage	74	2.7	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
lін	Input HIGH Current IO,I1 E,S				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
	l _O ,l ₁ Ē,S				0.1 0.2	mA	V _{CC} = MAX, V	′ _{IN} = 7.0 V
ΊL	Input LOW Current IO,I1 E,S				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				8.0	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	242445752		LIMITS			TEST COMPLETIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay Data to Output		7.0 10	12 15	ns	Fig. 2	
tPLH tPHL	Propagation Delay Enable to Output		11 18	17 24	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PLH ^t PHL	Propagation Delay Select to Output		13 16	20 24	ns	Fig. 2	




Fig. 1




Fig. 2



DESCRIPTION — The LS160A/161A/162A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

gthe rising clock edge	9.	
	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	LS160A	LS161A

LS162A

- SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION

Synchronous Reset

• TYPICAL COUNT RATE OF 35 MHz

PIN	NAMES
LIIA	INMINICO


LOADI	١G	(N	ote	a	()
				_	_

		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	1.0 U.L.	0.5 U L.
Po-P3	Parallel Inputs	0.5 U.L.	0 25 U.L.
CEP	Count Enable Parallel Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0 5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
SR	Synchronous Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
Q0-Q3	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U L	5 (2 5) U L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAM



LOGIC EQUATIONS

LS163A

Count Enable = CEP • CET • PE TC for LS160A & LS162A = CET • $Q_0 • \overline{Q_1} • \overline{Q_2} • Q_3$ TC for LS161A & LS163A = CET • $Q_0 • Q_1 • Q_2 • Q_3$ Preset = $\overline{\mathbb{PE}} • CP + (rising clock edge)$

Reset = MR (LS160A & LS161A)
Reset = SR • CP + (rising clock edge)
(LS162A & LS163A)


NOTE:

The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.

SN54LS/74LS160A SN54LS/74LS161A SN54LS/74LS162A SN54LS/74LS163A

BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS


LOW POWER SCHOTTKY



V_{CC} = Pin 16 GND = Pin 8

*MR for LS160A and LS161A *SR for LS162A and LS163A

CONNECTION DIAGRAMS DIP (TOP VIEW)



*MR for LS160A and LS161A *SR for LS162A and LS163A

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS160A/161A/162A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (\overline{PE}) , Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and \overline{PE} inputs are HIGH. When the \overline{PE} is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the \overline{PE} held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET•CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generate a TC output.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset (\overline{MR}) of the LS160A and LS161A is asynchronous. When the \overline{MR} is LOW, it overrides all other input conditions and sets the outputs LOW. The \overline{MR} pin should never be left open. If not used, the \overline{MR} pin should be tied through a resistor to V_{CC} , or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (SR) input of the LS162A and LS163A acts as an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE

	*SR	PE	CET	CEP	Action on the Rising Clock Edge (」)
	L	Х	×	×	RESET (Clear)
1	н	L	×	×	LOAD $(P_n \rightarrow Q_n)$
1	н	н	н	н	COUNT (Increment)
1	н	н	L	×	NO CHANGE (Hold)
١	н	н	×	L	NO CHANGE (Hold)

*For the LS162A and LS163A only.

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don't Care

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL PARAMET		,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	(MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage fo All Inputs	
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-15	V	V _{CC} = MIN, I _{IN}	=-18 mA
V _{OH} .	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
*UH-	Output mon voltage	74	2.7	3.5		V	or VIL per Truth	Table
		54,74		0.25	0.4	٧		$V_{CC} = V_{CC} MIN$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
I _I H	Input HIGH Current MR, Data, CEP, Cloc PE, CET	:k			20 40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$ $V_{CC} = MAX, V_{IN} = 7.0 V$	
	MR, Data, CEP, Clock PE, CET	(0.1 0.2	mA		
IIL	Input LOW Current MR, Data, CEP, Cloc PE, CET	:k			-0.4 -0.8	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				. 31 32	mA	V _{CC} = MAX	

CVAADOL	DADAMETER			LIMITS		LINITO	TEST	ONDITIONS
SYMBOL	PARAMETER	í 	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH
*OH	Cutput mon voltage	74	2.7	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
lін	Input HIGH Current Data, CEP, Clock PE, CET, SR				20 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 \text{ V}$ $V_{CC} = MAX$, $V_{IN} = 7.0 \text{ V}$	
	Data, CEP, Clock PE, CET, SR				0.1 0.2	mA		
ИL	Input LOW Current Data, CEP, Clock PE, CET, SR				-0.4 -0.8	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				31 32	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	32		MHz	
^t PLH ^t PHL	Propagation Delay Clock to TC		20 18	35 35	ns	
^t PLH ^t PHL	Propagation Delay Clock to Q		13 18	24 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PLH ^t PHL	Propagation Delay CET to TC		9.0 9.0	14 14	ns	
^t PHL	MR or SR to Q		20	28	ns	

AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	DARAMETER		LIMITS		LINUTO	TEST COMPITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _W CP	Clock Pulse Width Low	25			ns	
tw	MR or SR Pulse Width	20			ns	V _{CC} = 5.0 V
t _S	Setup Time, other*	20			ns	VCC = 5.0 V
t _s	Setup Time PE or SR	25			ns	
th	Hold Time, Any Input	0			ns	

^{*}CEP, CET or DATA

DEFINITION OF TERMS:

SET UP TIME (t_s) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) – is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.




Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME.




Fig. 2

AC WAVEFORMS (Cont'd)

COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the $(Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3)$ state for the LS160 and LS162 and the $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$ state for the LS161 and LS163.




Fig. 3

Other Conditions: $CP = \overline{PE} = CEP = \overline{MR} = H$

CLOCK TO TERMINAL COUNT DELAYS.

The positive TC pulse is coincident with the output state ($Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$) for the LS161 and LS163 and ($Q_0 \bullet Q_1 \bullet Q_2$

Q₃) for the LS161 and LS163.





Fig. 4

Other Conditions: $\overline{PE} = CEP = CET = \overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (t_h) FOR PARALLEL DATA INPUTS.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

Other Conditions: $\overline{PE} = L$, $\overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (t_h) FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE (PE) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 6



Other Conditions: $\overline{PE} = H$, $\overline{MR} = H$

Fig. 7



DESCRIPTION — The SN54LS/74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

SN54LS164 SN74LS164

SERIAL-IN PARALLEL-OUT SHIFT REGISTER

LOW POWER SCHOTTKY

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
A, B	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going	0.5 U.L.	0.25 U.L.
	Edge) Input		
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.


NOTES:

 $Q_0 - Q_7$

a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.

Outputs (Note b)

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




CONNECTION DIAGRAM DIP (TOP VIEW)

1 🗖	A	vcc	14
2 🗆	В	۵7	13
з 🗆	α ₀	σ^{e}	12
4 🗆	01	Ω5] 11
5 🗀	o_2	04	10
6	α ₃	Μ̈́R	9
7	GND	CP	8

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



10 U.L. 5(2.5) U.L.

FUNCTIONAL DESCRIPTION — The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A•B) that existed before the rising clock edge. A LOW level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

MODE SELECT - TRUTH TABLE

OPERATING		INPUTS	OUTPUTS		
MODE	MR	Α	В	α ₀	Q ₁ – Q ₇
Reset (Clear)	L	×	Х	L	L L
Shift	Н	1	ı	L	qo - q6
	н	1	h	L	90 - 96
	н	h	1	L	90 - 96
	н	h	h	н	q ₀ – q ₆

L (I) = LOW Voltage Levels

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

H (h) = HIGH Voltage Levels

X = Don't Care

q_n = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

SYMBOL PARAME	DADAMETER	DADAMETED		LIMITS			TEST CONDITIONS		
	PARAMETER	i 	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Input LOW Volta All Inputs	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V			
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V _{CC} = MIN, I _{OH} = MAX, V _{IN} =		
VOH Output High Voltage	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} N	$V_{CC} = V_{CC} MIN,$	
√OL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
IH	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
IL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
os	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
CC	Power Supply Current				27	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25 \ensuremath{^{\circ}}\mbox{\scriptsize C}$

SYMBOL	PARAMETER		LIMITS			TEGT COMPLETIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	36		MHz	
tPHL	Propagation Delay MR to Output Q		24	36	ns	$V_{CC} = 5 V$ $C_L = 15 pF$
^t PLH ^t PHL	Propagation Delay Clock to Output Q		17 21	27 32	ns	

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t₩	CP, MR Pulse Width	20			ns	
t _S	Data Setup Time	15			ns	$V_{CC} = 5 V$
th	Data Hold Time	5.0			ns	

AC WAVEFORMS

*The shaded areas indicate when the input is permitted to change for predictable output performance

CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH




Fig. 1

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME




Fig. 2

DATA SETUP AND HOLD TIMES




Fig. 3



DESCRIPTION — The SN54LS/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load ($\overline{\text{PL}}$) input is LOW. With $\overline{\text{PL}}$ HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

SN54LS165 SN74LS165

8-BIT PARALLEL-TO-SERIAL CONVERTER

LOW POWER SCHOTTKY

PIN NAMES

HIGH LOW Clock (LOW-to-HIGH Going Edge) Inputs 0.5 U.L. 0.25 U.L. BS Serial Data Input 0.5 U.L. 0.25 U.L. Asynchronous Parallel Load (Active LOW) 1.5 U.L. 0.75 U.L. Input Po-Pr Parallel Data Inputs 0.5 U.L. 0.25 U.L. Serial Output from Last State (Note b) 10 U.L. 5 (2.5) U.L. ā, Complementary Output (Note b) 10 U.L. 5 (2.5) U.L.


NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Rances.

TRUTH TABLE

PL	С	CP CONTENTS								RESPONSE		
PL	1	2	Qo	Q,	Q ₂	Q ₃	Q.	Q ₅	Q ₆	Q,	RESPUNSE	
L	х	х	Po	P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	Ρ,	Parallel Entry	
н	L		Ds	Q,	Q,	Q ₂	Q_3	Q.	Q ₅	Q ₆	Right Shift	
н	н		Q _o	Q,	Q ₂	Q ₃	Q,	Q,	Q ₆	Q,	No Change	
н		L	Ds	Q_o	Q,	Q ₂	Q ₃	Q,	Q₅	Q_6	Right Shift	
н	\	н	Q _o	Q,	Q ₂	Q ₃	Q,	Q۶	Q ₆	Q,	No Change	

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial






J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic) NOTE:

9 1 07

GND

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



LOADING (Note a)

FUNCTIONAL DESCRIPTION — The SN54LS/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the \overline{PL} signal is LOW. The parallel data can change while \overline{PL} is LOW, provided that the recommended setup and hold times are observed.

For clock operation, \overline{PL} must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CVMDOL	DADAMETER	PARAMETER				UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	i	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V .	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	VCC = MIN, IIN	V _{CC} = MIN, I _{IN} = -18 mA	
VOH	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
	Output Man Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
VOL	Output LOW Voltage	54,74		0.25	0.4	٠٧	I _{OL} = 4.0 mA V _{CC} = V _{CC} M		
		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
lін	Input HIGH Current Other Inputs PL Input			20 60	μΑ	V _{CC} = MAX, V _I	N = 2.7 V		
	Other Inputs PL Input				0.1 0.3	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
ИL	Input LOW Current Other Inputs PL Input				-0.4 -1.2	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current			36	mA	V _{CC} = MAX			

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		
fMAX	Maximum Input Clock Frequency	25	35		MHz		
^t PLH ^t PHL	Propagation Delay PL to Output		22 22	35 35	ns		
^t PLH ^t PHL	Propagation Delay Clock to Output		27 28	40 40	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay P7 to Q7		14 21	25 30	ns	ο <u>ς</u> 10 μ.	
^t PLH ^t PHL	Propagation Delay P7 to Q7		21 16	30 25	ns		

AC SETUP REQUIREMENTS: $T_A = 25$ °C

CVMPOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
tW	CP Clock Pulse Width	25			ns		
tw	PL Pulse Width	15			ns		
t _S	Parallel Data Setup Time	10			ns		
t _s	Serial Data Setup Time	20			ns	$V_{CC} = 5.0 V$	
t _S	CP ₁ to CP ₂ Setup Time ¹	30			ns		
th	Hold Time	0			ns		
t _{rec}	Recovery Time, PL to CP				ns		

① The role of CP1, and CP2 in an application may be interchanged


DEFINITION OF TERMS

SETUP TIME (t_S) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the \overline{PL} pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

AC WAVEFORMS





DESCRIPTION — The SN54LS/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54LS/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.


The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


- SYNCHRONOUS LOAD
- DIRECT OVERRIDING CLEAR
- PARALLEL TO SERIAL CONVERSION

SN54LS166 SN74LS166


8-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY





Typical Clear, Shift, Load, Inhibit, and Shift Sequences



FUNCTION TABLE

		IN	INTE	ОИТРИТ					
CLEAR	SHIFT/ CLOCK CLOCK SERIAL PARALLE		PARALLEL	LEL OUTPUTS		QH			
	LOAD	INHIBIT	GEGGK	OLMAL	A H	QA	αв	~π	
L	Х	X	х	Х	х	L	L	L	
н	Х	L	L	Х	×	Q_{AO}	Q_{BO}	QHO	
Н	L	L	1	Х	ah	а	b	h	
Н	н	L	1	Н	x	Н	Q_{An}	q_{Gn}	
Н	Н	L	t	L	x	L	Q_{An}	Q_{Gn}	
Н	Х	Н	1	Х	x	Q_{AO}	QBO	OH0	

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

CVAADOI	DADAMETED			LIMITS		LINUTO	TECT	CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7	.,	Guaranteed Input LOW Voltage for		
V _{IL}	Input LOW Voltage	74			0.8	V All Inputs			
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vон	Output HIGH Voltage 54 74		2.5	3.5		٧		$_{OH} = MAX, V_{IN} = V_{IF}$	
VОН			2.7	3.5		٧	or V _{IL} per Truth Table		
	54,74			0.25	0.4	V		$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	/IN = 2.7 V	
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	/IN = 7.0 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				38	mA	V _{CC} = MAX		

AC WAVEFORMS

TEST TABLE FOR SYNCHRONOUS INPUTS

TEST TABLE TON STROMMOROUS INTO IS								
DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED						
Н	0 V	Q _H at t _{n+1}						
Serial Input	4.5 V	Q _H at t _{n+8}						



Note 1 $t_n = \mathrm{bit}$ time before clocking transition $t_{n+1} = \mathrm{bit}$ time after one clocking transition $t_{n+8} = \mathrm{bit}$ time after eight clocking transitions LS166 $V_{ref} = 1.3 \ V$.

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		
fMAX	Maximum Clock Frequency	25	35		MHz		
^t PHL	Clear to Output		19	30	ns	$V_{CC} = 5.0 \text{ V}$ $C_{l} = 15 \text{ pF}$	
^t PLH ^t PHL	Clock to Output		23 24	35 35	ns	С[— 15 рі	

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
311VIBOL	PARAIVIETER	MIN	TYP	MAX	UNITS		
tw	Clock Clear Pulse Width	30			ns		
t _S	Mode Control Setup Time	30			ns	$V_{CC} = 5.0 \text{ V}$	
t _S	Data Setup Time	20			ns		
th	Hold Time, Any Input	15			ns		




DESCRIPTION — The SN54LS/74LS168A and SN54LS/74LS169A are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/\bar{D} input to control the direction of counting. The SN54LS/74LS168A counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54LS/74LS169A operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

- LOW POWER DISSIPATION 100 mW TYPICAL
- HIGH-SPEED COUNT FREQUENCY 30 MHz TYPICAL
- FULLY SYNCHRONOUS OPERATION
- FULL CARRY LOOKAHEAD FOR EASY CASCADING
- SINGLE UP/DOWN CONTROL INPUT
- POSITIVE EDGE-TRIGGER OPERATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS/74LS168A SN54LS/74LS169A

BCD DECADE/MODULO
16 BINARY SYNCHRONOUS
BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

PIN NAMES

LOADING (Note a)

LOW


HIGH

			1
CEP	Count Enable Parallel (Active LOW) Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle (Active LOW) Input	1.0 U.L.	0.5 U.L.
CP PE	Clock Pulse (Active positive going edge) Input	0.5 U.L.	0.25 U.L.
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
U/D	Up-Down Count Control Input	0.5 U.L.	0.25 U.L.
P_0-P_3	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
$\frac{Q_0}{TC}$	Flip-Flop Outputs	10 U.L.	5 (2.5) U.L.
TC	Terminal Count (Active LOW) Output	10 U.L	5 (2.5) U.L.
			•


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


STATE DIAGRAMS



LOGIC DIAGRAMS



SN54LS/74LS169A



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	DADAMETED			LIMITS			TEST	ONDITIONS
STIVIBUL	PARAMETER	ſ	MIN	TYP	MAX	UNITS	lesi c	ONDITIONS
VIН	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,	Guaranteed Input LOW Voltag	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
VОН	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table
		54,74		0.25	0.4	V	$ \begin{array}{c c} I_{OL} = 4.0 \text{ mA} \\ \hline I_{OL} = 8.0 \text{ mA} \\ \end{array} \begin{array}{c c} V_{CC} = V_{CC} N \\ V_{IN} = V_{IL} \text{ or } N \\ \text{per Truth Tab} \\ \end{array} $	
VOL	L Output LOW Voltage	74		0.35	0.5	٧		VIN = VIL or VIH per Truth Table
hн	Input HIGH Current Other Inputs CET Input				20 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
	Other Input CET Input				0.1 0.2	mA	V _{CC} = MAX, V _I	N = 7.0 V
l _{IL}	Input LOW Current Other Input CET Input				-0.4 -0.8	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current		1		34	mA	V _{CC} = MAX	A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-A-

FUNCTIONAL DESCRIPTION — The SN54LS/74LS168A and SN54LS/74LS169A use edge-triggered D-type flip-flops and that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When \overline{PE} is LOW, the data on the Po-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both \overline{CEP} and \overline{CEP} must be LOW and \overline{PE} must be HIGH. The U/ \overline{D} input then determines the direction of counting.

The Terminal Count ($\overline{\text{TC}}$) output is normally HIGH and goes LOW, provided that $\overline{\text{CET}}$ is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the SN54LS/74LS168A) in the COUNT UP mode. The $\overline{\text{TC}}$ output state is not a function of the Count Enable Parallel ($\overline{\text{CEP}}$) input level. The $\overline{\text{TC}}$ output of the SN54LS/74LS168A decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the SN54LS/74LS168A will return to the legitimate sequence within two counts. Since the $\overline{\text{TC}}$ signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on $\overline{\text{TC}}$. For this reason the use of $\overline{\text{TC}}$ as a clock signal is not recommended.

MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	Х	Load (Pn-—Qn)
н	L	L	н	Count Up (increment)
Н	L	L	L	Count Down (decrement)
Н	Н	Х	Х	No Change (Hold)
Н	X	н	×	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = immaterial

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	32		MHz		
^t PLH ^t PHL	Propagation Delay, Clock to TC		23 23	35 35	ns		
^t PLH ^t PHL	Propagation Delay, Clock to any Q		13 15	20 23	ns	$V_{CC} = 5.0 V$ $C_{L} = 15 pF$	
^t PLH ^t PHL	Propagation Delay, CET to TC		15 15	20 20	ns		
tPLH tPHL	Propagation Delay, U∕D to TC		17 19	25 29	ns		

AC SETUP REQUIREMENTS: $T_A = 25$ °C,

SYMBOL	PARAMETER		LIMITS			TEST COMPITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width	25			ns		
t _S	Setup Time, Data or Enable	20			ns		
t _S	Setup Time PE	25			ns	V _{CC} = 5.0 V	
t _S	Setup Time	30			ns		
th	Hold Time Any Input	0			ns		

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.



CLOCK TO TERMINAL DELAYS






Fig. 3

SETUP TIME AND HOLD TIME FOR COUNT ENABLE AND PARALLEL

ENABLE INPUTS, AND UP-DOWN CONTROL INPUTS





The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS




Fig. 2

SETUP TIME (t_S) AND HOLD (t_h) FOR PARALLEL DATA INPUTS.




Fig. 4

UP-DOWN INPUT TO TERMINAL COUNT OUTPUT DELAYS




Fig. 6



DESCRIPTION — The TTL/MSI SN54LS/74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS670 provides a similar function to this device but it features 3-state outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS OF n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

PIN NAM	ES	LOADING (Note a)				
		HIGH	LOW			
D ₁ -D ₄	Data Inputs	0.5 U.L.	0.25 U.L.			
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.			
Ēw	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.			
RA, RB	Read Address Inputs	0.5 U.L.	0.25 U.L.			
ĒR	Read Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.			
Q ₁ -Q ₄	Outputs (Note b)	Open-Collector	5(2.5)U.L.			

NOTES:

....


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V_{CC}.

SN54LS170 SN74LS170

4 x 4 REGISTER FILE OPEN-COLLECTOR

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



V_{CC} = Pin 16 GND = Pin 8 ○=Pin Numbers

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WR	ITE INP	JTS		wo	WORD			
WB	WA	EW	0	1	2	3		
L	L	L	Q = D	α ₀	00	α ₀		
L	н	L	₫0	Q = D	Q_0	a_0		
н	L	L	00	a_0	Q = D	a_0		
н	н	L	00	a_0	a_0	Q = D		
X	×	н	0.0	a_0	α_0	α_0		

READ FUNCTION TABLE (SEE NOTES A AND D)

RE	READ INPUTS			OUTPUTS					
RB	RA	ĒR	Q1	Q2	Q3	Q4			
L	L	L	W0B1	WOB2	W0B3	W0B4			
L	н	L	W1B1	W1B2	W1B3	W1B4			
н	L	L	W2B1	W2B2	W2B3	W2B4			
н	н	L.	W3B1	W3B2	W3B3	W3B4			
×	×	н	н	н	н	н			

- NOTES A H = high level L = low level, X = irreleveant
 B (O = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs
 C O_Q = the level of O before the indicated input conditions were established
 D WOB1 = The first bit of word O, etc

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4 75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER			LIMITS		UNITS	TECT	CONDITIONS
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	1631	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage All Inputs	
.,		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0 65	-1.5	V	V _{CC} = MIN, I _{IN} =-18 mA	
loн	Output High Current	54,74			100	μA	$V_{CC} = MIN, V_{OH} = MAX$	
		54,74		0 25	04	V		$V_{CC} = V_{CC}MIN,$
VOL	Output LOW Voltage	74		0.35	05	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IN} = V_{I}$ per Truth	V _{IN} = V _{IL} or V _{IH} per Truth Table
lu .	Input HIGH Current Any D, R, W E _R , E _W				20 40	μΑ	V _{CC} = MAX, V	′ _{IN} = 2.4 V
lΗ	Any D, R, W Ē _R , Ē _W				0.1 0.2	mA	V _{CC} = MAX, V	_{'IN} = 70 V
	Input LOW Current							
IIL	Any D, R, W E _R , E _W				-0.4 -0.8	mA	V _{CC} = MAX, V	1N = 0.4 V
lcc	Power Supply Current				40	mA	$V_{CC} = MAX$	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Negative- Going Ē _R to Q Outputs		20 20	30 30	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, R _A or R _B to Q Outputs		25 24	40 40	ns	Fig. 2	$V_{CC} = 5 V$ $C_L = 15 pF$ $R_1 = 2 k\Omega$	
^t PLH ^t PHL	Propagation Delay, Negative- Going E _W to Q Outputs		30 26	45 40	ns	Fig. 1	n[- 2 K12	
^t PLH ^t PHL	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	ns	Fig. 1		

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Pulse Width, ER, EW	25			ns		
t _S	Setup Time, Data to EW	10			ns		
t _s	Setup Time, W _A , W _B to Ē _W	15			ns	$V_{CC} = 5 V$ $R_L = 2 k\Omega$	
th	Hold Time, Data to EW	15			ns		
th	Hold Time, W _A , W _B to Ē _W	5.0			ns		
tLATCH	Latch Time	25			ns		

VOLTAGE WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines ($\overline{\text{IE}}_1$, $\overline{\text{IE}}_2$). A HIGH on either Output Enable line ($\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$) brings the output to a high impedence state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable ($\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$) or the Input Enable ($\overline{\text{IE}}_1$, $\overline{\text{IE}}_2$) lines.

- FULLY EDGE-TRIGGERED
- 3-STATE OUTPUTS
- GATED INPUT AND OUTPUT ENABLES
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS


PIN	NAMES	

		HIGH	LOW
D ₀ -D ₃	Data Inputs	0.5 U.L.	0.25 U.L.
ĪĒ1-ĪĒ2	Input Enable (Active LOW)	0.5 U.L.	0.25 U.L.
$\overline{OE}_1 - \overline{OE}_2$	Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
CP	Clock Pulse (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset input (Active HIGH)	0.5 U.L.	0.25 U.L.
O0-03	Outputs (Note b)	65(25)U.L.	15(7.5)U.L.

NOTES:


a 1 TTL Unit Load (U L) = 40 μA HIGH/1 6 mA LOW.


b The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges



SN54LS173A SN74LS173A

4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS LOW POWER SCHOTTKY





LOADING (Note a)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

TRUTH TABLE

MR	СР	ĪĒ,	ĪĒ ₂	Dn	Qn
Н	×	×	х	х	L
L	L	×	x	×	Qn
L		н	×	×	Qn
L		×	н	×	Qn
L		L	L	L	L
L		L	L	н	н

When either $\overline{\text{OE}}_1$ or $\overline{\text{OE}}_2$ are HIGH, the output is in the off state (High Impedence); however this does not affect the contents or sequential operation of the register.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

SYMBOL	BOL PARAMETER			LIMITS		LIMITO	TEST	ONDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.4	3.4		٧		$H = MAX, V_{IN} = V_{IH}$
*UH	Output High Voltage	74	2.4	3.1		V	or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,
		74		0.35	0.5	V	I _{OL} = 24 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
OZH	Output Off Current HIG	H			20	μΑ	V _{CC} = MAX, V	0 = 2 4 V
OZL	Output Off Current LOV	٧			-20	μΑ	V _{CC} = MAX, V	0 = 0.4 V
					20	μΑ .	V _{CC} = MAX, V	N = 2.7 V
lΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	N = 7.0 V
ΊL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	N = 0.4 V
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
lcc	Power Supply Current				30	mA	V _{CC} = MAX	


AC CHARACTERISTICS: $T_A = 25$ °C


SYMBOL	PARAMETER	LIMITS			LINUTC	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Input Clock Frequency	30	50		MHz	
^t PLH ^t PHL	Propagation Delay, Clock to Output		17 22	25 30	ns	V _{CC} = 5.0 V
tPHL .	Propagation Delay, MR To Output		26	35	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
^t PZH ^t PZL	Output Enable Time		15 18	23 27	ns	11 - 007 12
^t PLZ ^t PHZ	Output Disable Time		11 11	17 17	ns	$C_L = 5.0 \text{ pF}$ $R_L = 667 \Omega$


AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$


SYMBOL	BARAMETER		LIMITS			TEST COMPLITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tw	Clock or MR Pulse Width	20			ns			
t _S	Data Enable Setup Time,	35			ns			
t _S	Data Setup Time	17			ns	$V_{CC} = 5.0 V$		
th	Hold Time, Any Input	0			ns			
t _{rec}	Recovery Time	10			ns			

AC WAVEFORMS










AC LOAD CIRCUIT



SWITCH POSITIONS

SYMBOL	SW1	SW2
tpzH	Open	Closed
tpzL	Closed	Open
t _{PLZ}	Closed	Closed
tpHZ	Closed	Closed



DESCRIPTION — The LSTTL/MSI SN54LS/74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS174 SN74LS174

HEX D FLIP-FLOP

LOW POWER SCHOTTKY


PIN NAMES	LOADIN	G (Note a)
	HIGH	LOW


		HIGH	LOW
$D_0 - D_5$	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_5$	Outputs (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





 $V_{CC} = Pin 16$ GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

(Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION – The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ($\overline{\text{MR}}$) are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP) transition.

A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TRUTH TABLE

Inputs (t = n, \overline{MR} = H)	Outputs (t = n+1) Note 1
D	a
Н	Н
L	L

Note 1: t = n + 1 indicates conditions after next clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER		LIMITS			LINITO	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST	TEST CONDITIONS	
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7		Guaranteed Inp	ut LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA		
Voh Ou	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VОН	Output That I voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
.,	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN$,	
V _{OL}		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	N = 2.7 V	
ин	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
IL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current	Short Circuit Current			-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				26	mA	V _{CC} = MAX	-	

AC CHARACTERISTICS: TA = 25°C

CVMBOL	PARAMETER	LIMITS			LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Input Clock Frequency	30	40		MHz		
tPHL	Propagation Delay, MR to Output		23	35	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
tPLH tPHL	Propagation Delay, Clock to Output		20 21	30 30	ns	C[= 15 pF	


AC SETUP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	DADAMETER	1	LIMITS			TEGT COMPUTIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
W	Clock or MR Pulse Width	20			ns		
s	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$	
-h	Data Hold Time	5.0			ns	VCC = 3.0 V	
t _{rec}	Recovery Time	25			ns		

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME



^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



DESCRIPTION — The LSTTL/MSI SN54LS/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- . CLOCK TO OUTPUT DELAYS OF 30 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

SN54LS175 SN74LS175

QUAD D FLIP-FLOP

LOW POWER SCHOTTKY

LOGIC SYMBOL
4 5 12 13
9 —— CP DO D1 D2 D3
1 — MR Q ₀ Q ₀ Q ₁ Q ₁ Q ₂ Q ₂ Q ₃ Q ₃
3 2 6 7 11 10 14 15
V _{CC} = Pin 16 GND = Pin 8

vcc=	Pin 16	
GND =	Pin 8	

CONNECTION DIAGRAM DIP (TOP VIEW)

1 🗖	MĀ	vcc	16
2	α 0	03	15
з 🗆	ā ₀	ā ₃	14
4 🗆	D ₀	D3	13
5 🗆	01	D ₂	12
6 🗆	ā ₁	ā ₂	11
7 🗆	01	a_2	10
8 🗆	GND	СР	þ۰

J Suffix - Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


PIN NAMES

	_	HIGH	LOW
$D_0 - D_3$	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	True Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{Q}_0 - \overline{Q}_3$	Complemented Outputs (Note b)	10 U.L.	5(2.5) U.L.

LOADING (Note a)

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges



FUNCTIONAL DESCRIPTION — The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1				
D	Q	ā			
L	L	н			
н	н	L			

Note 1 t = n + 1 indicates conditions after next clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5 25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER		LIMITS			LINUTO	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0 65	-1.5	٧	V _{CC} = MIN, I _{IN} =-18 mA		
Vон	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
VОН	Output High Voltage	74	2.7	3.5		٧	or V _{IL} per Truth	1 Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V	
ļΉ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				18	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: T_A = 25°C


CVMPOL	BARAMETER	LIMITS			LINITO	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Input Clock Frequency	30	40		MHz	
tPLH tPHL	Propagation Delay, MR to Output		20 20	30 30	ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$
tPLH tPHL	Propagation Delay, Clock to Output		13 16	25 25	ns	

AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	DARAMETER		LIMITS			TECT COMPLETIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Clock or MR Pulse Width	20			ns	
t _S	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$
th	Data Hold Time	5.0			ns	100 5.5 1
t _{rec}	Recovery Time	25			ns	

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME




Fig. 2

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs,

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



DESCRIPTION — The SN54LS/74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.

- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR. NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC OPERATION ON LONG WORDS
- INPUT CLAMP DIODES

SN54LS181 SN74LS181

4-BIT ARITHMETIC LOGIC UNIT

LOW POWER SCHOTTKY


PIN NAMES


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
$\overline{A}_0 - \overline{A}_3$, $\overline{B}_0 - \overline{B}_3$	Operand (Active LOW) Inputs	1.5 U.L	0.75 U.L.
S ₀ -S ₃	Function — Select Inputs	2.0 U.L.	1.0 U.L.
M	Mode Control Input	0.5 U.L.	0.25 U.L.
C _n	Carry Input	2.5 U.L.	1.25 U.L.
F ₀ -F ₃	Function (Active LOW) Outputs	10 U.L.	5 (2.5) U.L.
A = B	Comparator Output	Open Collector	5 (2.5) U.L.
G	Carry Generator (Active LOW) Outpu	t 10 U.L.	10 U.L.
P	Carry Propagate (Active LOW) Outpu	t 10 U.L.	5 U.L.
C _{n+4}	Carry Output	10 U.L.	5 (2.5) U.L.

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAMS DIP (TOP VIEW)



J Suffix — Case 623-05 (Ceramic) N Suffix - Case 649-03 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S₀. S₃) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate), \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output (C_{n+4}) signal to the Carry Input (C_n) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of the four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the LS181 goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A=B output is open collector and can be wired-AND with other A=B outputs to give a comparison for more than four bits. The A=B signal can also be used with the C_{n+4} signal to indicate A>B and A<B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol

FUNCTION TABLE

MODE SELECT INPUTS	ACTIVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS
S ₃ S ₂ S ₁ S ₀	LOGIC ARITHMETIC** (M = H) (M = L) (C _n = L)	LOGIC ARITHMETIC** (M = H) (M = L)(C _n = H)
L L L L L L H L L H H L H L L L H L H L H L H L H L L L H H L L L H L L H H L L L H L L L H L L L H L L L H L L L H L L L H L L H L L L H L L L H L L H L L H L L H L L H L L H L L H L L H L H	A minus 1 AB AB minus 1 AB B AB minus 1 Logical 1 minus 1 A+B A plus (A + B) B AB minus B minus 1 A+B A plus (A + B) A ⊕ B A plus (A + B) A ⊕ B A plus (A + B) A ⊕ B A plus (A + B) A ⊕ B A plus B B AB plus (A + B) A + B AB Cogical 0 A plus A B AB AB Plus A AB AB AB Plus A	A A A B A + B A B A B A B A B A B A B A
нннн	A A	A A minus 1


L = LOW Voltage Level

H = HIGH Voltage Level


- *Each bit is shifted to the next more significant position
- **Arithmetic operations expressed in 2s complement notation

LOGIC SYMBOLS

ACTIVE LOW OPERANDS



ACTIVE HIGH OPERANDS



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	ĺ	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5 5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA
VOH	Output Voltage — High (A=B only)	54,74			5.5	V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
	PANAIVIETEN		MIN	TYP	MAX	UNITS	IESI		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
V/	Inc. at I OM/Malana	54			0.7	V	1	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, I _{II}	Ŋ =−18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		DH = MAX, VIN = VIH	
	-	74	2.7	3.5		V	or V _{IL} per Trut	n lable	
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$		
	Except \overline{G} and \overline{P}	74		0.35	0.5	V	I _{OL} = 8.0 mA	$V_{CC} = V_{CC} MIN, V_{IN} =$	
V_{OL}	Output G	54,74			0.7	V	I _{OL} = 16 mA	V _{IL} or V _{IH} per Truth Table	
	Output P	54 74			0.6 0.5	V	I _{OL} = 8.0 mA		
IOH	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, I _C or V _{IL} per Trut	$_{ m DH}={ m MAX},{ m V_{IN}}={ m V_{IH}}$ h Table	
lін	Input HIGH Current Mode Input Any A or B Input Any S Input C _n Input				20 60 80 100	μΑ	V _{CC} = MAX, V	√ _{IN} = 2.7 V	
· in	Mode Input Any A or B Input Any S Input C _n Input				0.1 0.3 0.4 0.5	mA	V _{CC} = MAX, \	/ _{IN} = 7.0 V	
ИL	Input Low Current Mode Input Any A or B Input Any S Input C _n Input				-0.4 -1.2 -1.6 -2.0	mA	V _{CC} = MAX, \	$V_{\rm IN} = 0.4 \text{ V}$	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
	Power Supply Current	54			32				
lcc	See Note 1A	74			34	mA	V _{CC} = MAX		
.00	See Note 1B	54			35	IIIA			
	See Note 15	74			37				


Note 1.

With outputs open, I_{CC} is measured for the following conditions:
A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V, Pin 12 = GND, C_L = 15 pF

		LIM	ITS		
SYMBOL	PARAMETER	TYP	MAX	UNITS	CONDITIONS
^t PLH ^t PHL	Propagation Delay, (C _n to C _{n+4})	18 13	27 20	ns	M = 0 V, (Sum or Diff Mode) See Fig. 4 and Tables I and II
tPLH tPHL	(C _n to F Outputs)	17 13	26 20	ns	M = 0 V, (Sum Mode) See Fig. 4 and Table I
tPLH tPHL	(Ā or B Inputs to G Output)	19 15	29 23	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
tPLH tPHL	(A or B Inputs to G Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B Inputs to P Output)	20 20	30 30	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
tPLH tPHL	(Ā or B Inputs to P Output)	20 22	30 33	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B Inputs to any F Output)	21 13	32 20	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
tPLH tPHL	(Ā or B Inputs to any F Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B Inputs to F Outputs)	22 26	33 38	ns	M = 4.5 V (Logic Mode) See Fig. 4 and Table III
^t PLH ^t PHL	(Ā or B Inputs to C _{n+4} Output)	25 25	38 38	ns	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}, S_1 = S_2 = 0 \text{ V}$ (Sum Mode) See Fig. 6 and Table I
^t PLH ^t PHL	(Ā or B Inputs to C _{n+4} Output)	27 27	41 41	ns	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode)
^t PLH ^t PHL	$(\overline{A} \text{ or } \overline{B} \text{ Inputs to } A = B \text{ Output)}$	33 41	50 62	ns	$\begin{aligned} &M=S_0=S_3=0\;V,S_1=S_2=4.5\;V\\ &R_L=2\;k\Omega\\ &(Diff Mode)\;See\;Fig.\;5\;and\;Table\;II \end{aligned}$



DIFF MODE TEST	TABLE II		FU	NCTION INPUTS:	$s_1 = s_2 = 4.5 \text{ V, S}$	0 = 83 = M = 0	
DADAMETER	INPUT UNDER		R INPUT IE BIT	OTHER DA	ATA INPUTS	OUTPUT UNDER	
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	
^t PLH ^t PHL	Ā	None	B	Remaining A	Remaining B, C _n	Fı	
^t PLH ^t PHL	B	Ā	None	Remaining A	Remaining B, C _n	Fį	
tPLH tPHL	Āļ	None	Bi	Remaining B, C _n	Rem <u>ai</u> ning A	FI + 1	
tPLH tPHL	B _l	Aı	None	Remaining B, C _n	Remaining A	F _I + 1	
tPLH tPHL	Ā	None	B	None	Remaining A and B, C _n	P	
tPLH tPHL	B	Ā	None	None	Remaining A and B, C _n	P	
tPLH tPHL	Ā	В	None	None	Remaining A and B _I , C _n	Ğ	
^t PLH ^t PHL	B	None	Ā	None	Remaining A and B, Cn	G	
^t PLH ^t PHL	Ā	None	B	Remaining A	Remaining B, C _n	A = B	
^t PLH ^t PHL	B	Ā	None	Remaining A	Remaining B, C _n	A = B	
^t PLH ^t PHL	Ā	В	None	None	Remaining A and B, C _n	C _{n + 4}	
^t PLH ^t PHL	B	None	Ā	None	Remaining A and B, C _n	C _n + 4	
^t PLH ^t PHL	C _n	None	None	All A and B	None	C _n + 4	

LOGIC MODE TEST TABLE III

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER DA	ATA INPUTS	OUTPUT	FUNCTION INPUTS	
	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	FUNCTION INPUTS	
^t PLH ^t PHL	Ā	None B		None	Remaining A and B, C _n	Any F	$S_1 = S_2 = M = 4.5 \text{ V}$ $S_0 = S_3 = 0 \text{ V}$	
^t PLH ^t PHL	B	None	Ā	None	Remaining Ā and B, C _n	Any F	$S_1 = S_2 = M = 4.5 \text{ V}$ $S_0 = S_3 = 0 \text{ V}$	

SUM MODE TEST TABLE I

FUNCTION INPUTS	$S_0 = S_2 = 4.5 \text{ V} S$	$1 = S_2 = M = 0 \text{ V}$

	INPUT	OTHER SAMI		OTHER DA	TA INPUTS	OUTPUT
PARAMETER	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST
^t PLH ^t PHL			None	Remaining A and B	C _n	FI
^t PLH ^t PHL	BI	ĀI	None	Remaining A and B	C _n	Fi
^t PLH ^t PHL	ĀI	B _l	None	Cn	Remaining Ā and B	Fi + 1
^t PLH ^t PHL	Β̄Ι	ĀI	None	Cn	Remaining A and B	$\tilde{F}_{l}+1$
^t PLH ^t PHL	Ā B		None	None	Remaining A and B, Cn	P
^t PLH ^t PHL	B	Ā	None	None	Remaining A and B, Cn	P
^t PLH ^t PHL	Ā	None	B	Remaining B	Remaining A, C _n	Ğ
^t PLH ^t PHL	B	None	Ā	Remaining B	Remaining A, C _n	G
^t PLH ^t PHL	Ā	None	B	Remaining B	Remaining A, C _n	C _{n+4}
tPLH tPHL	B	None	Ā	Remaining B	Remaining Ā, C _n	C _{n+4}
^t PLH ^t PHL	Cn	None	None	All Ā	AII B	Any F or C _{n+4}



DESCRIPTION — The SN54LS/74LS182 is a high-speed Carry Lookahead Generator. It is generally used with the SN54LS/74LS181.4-Bit Arithmetic Logic Unit to provide high speed lookahead over word lengths of more than four bits. The carry lookahead generator is fully compatible with all members of the Motorola TTL Family.

- PROVIDES CARRY LOOKAHEAD ACROSS A GROUP OF FOUR ALUS
- MULTI-LEVEL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC OPERATION OVER LONG WORD LENGTHS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS182 SN74LS182

CARRY LOOKAHEAD GENERATOR

LOW POWER SCHOTTKY

LOADING (Note a)

LOW


HIGH


PIN NAMES

Cn	Carry Input	0.5 U.L.	0.25 U.L.
C _n G₀, G₂ G₁ G₃	Carry Generate (Active LOW) Inputs	3.5 U.L.	1.75 U.L.
\overline{G}_1	Carry Generate (Active LOW) Input	4.0 U.L.	2.0 U.L.
\overline{G}_3	Carry Generate (Active LOW) Input	2.0 U.L.	1.0 U.L.
P., P.	Carry Propagate (Active LOW) Inputs	2.0 U.L.	1.0 U.L.
P,	Carry Propagate (Active LOW) Input	1.5 U.L.	0.75 U.L.
$\overline{P}_{\scriptscriptstyle 3}^{\scriptscriptstyle -}$	Carry Propagate (Active LOW) Input	1.0 U.L.	0.5 U.L.
C_{n+x} , C_{n+y} , C_{n+z}	Carry Outputs (Note b)	10 U.L.	5 (2.5) U.L.
Ğ	Carry Generate (Active LOW) Output (Note b)	10 U.L.	5 (2.5) U.L.
P	Carry Propagate (Active LOW) Output (Note b)	10 U.L.	5 (2.5) U.L.


NOTES:

- a 1 Unit Load (U L) = $40 \,\mu\text{A}$ HIGH/1 6 mA LOW
- b The Output LOW drive factor is 2 5 U L for Military (54) and 5 U L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS182, carry lookahead generator accepts up to four pairs of active LOW Carry Propagate $(\overline{P}_0, \overline{P}_1, \overline{P}_2, \overline{P}_3)$ and Carry Generate $(\overline{G}_0, \overline{P}_1, \overline{P}_2, \overline{P}_3)$ \overline{G}_1 , \overline{G}_2 , \overline{G}_3) signals and an active HIGH Carry Input (C_n) and provides anticipated active HIGH carries (C_{n+x} , C_{n+y} , C_{n+z}) across four groups of binary adders. The SN54LS/74LS182 also has active LOW Carry Propagate (P) and Carry Generate (G) outputs which may be used for further levels of lookahead.

The logic equations provided at the outputs are:

$$\begin{array}{l} c_{n+x} = g_0 + P_0 C_n \\ c_{n+y} = g_1 + P_1 G_0 = P_1 P_0 C_n \\ c_{n+z} = g_2 + P_2 g_1 = P_2 P_2 G_0 + P_2 P_1 P_0 C_n \\ \bar{G} = g_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ \bar{P} = P_3 P_2 P_1 P_0 \end{array}$$

Also, the SN54LS/74LS182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

TOUTH TABLE

						IKUIH	TABLE	:	•				
	INPUTS							ļ	0	UTPUTS			
Cn	G ₀	P ₀	G ₁	P ₁	G ₂	P ₂	G ₃	P ₃	C _{n+x}	C _{n+y}	C _{n+z}	G	P
×	н	н							L				
L	н	×							L				
х	Ł	· ×							н				
н	×	L							н				
Х	×	×	Н	Н						L			
х	н	н	н	×						L			
L	н	×	н	×						L			
X	×	×	L	×						н			
X	L	×	×	L						н			
н	×	L	×	L						н			
Х	Х	×	X	×	Н	Н					L		
X	×	×	н	н	н	×					L		
X	н	н	н	×	н	×					L		
L	н	×	н	×	н	X					L		
Х	×	×	×	X	L	×					н		
Х	X	×	L	X	X	L					н		
X	L	×	×	L	X	L					н		
н	×	L	×	L	×	L					н		
	×		×	×	×	×	Н	Н				Н	
	, X		×	×	н	н	н	×				Н	
	×		н	н	н	×	н	×				н	
	н		н	×	н	×	H	×				Н	
	X		x	x	X	×	L	×				L	
	X		X	X	L	×	. X	L				L	
	X		L	X	X	L	×	L				Ľ	
	L		×	L	×	L	×	L				L	
		н		×		×		Х					Н
		×		. н		×		X					н
		×		×		н		X					н
		x		×		×		Н					н
		L		L		L		L					L

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for	
	input LOVV Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN$	I _{IN} = -18 mA
VOH	Output HIGH Voltage	54	2.5			V	I _{OH} = MAX	$V_{CC} = MIN, V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7					
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = MIN, V_{IN} = V_{IH}$
		74		0.35	0.5		$I_{OL} = 8.0 \text{ mA}$	or V _{IL} per Truth Table
hн	Cn Go, G2 G3, Po, P1 P2 P3 G1				20 140 80 60 40 160	μΑ	V _{IN} = 2.7 V V _{CC} = MAX	
	Cn Go, G2 G3, Po, P1 P2 P3 G1				0.1 0.7 0.4 0.3 0.2 0.8	mA	$V_{IN} = 7.0 \text{ V}$ $V_{CC} = MAX$	
IIL	Cn G0, G2 G3, P0, P1 P2 P3 G1				-0.4 -2.8 -1.6 -1.2 -0.8 -3.2	mA	$V_{IN} = 0.4 \text{ V}$ $V_{CC} = MAX$	
los	Output Short-Circuit Current		-20		-100	mA	V _{CC} = MAX V _{OUT} = 0 V	
lcc	Power Supply Current Total, Output HIGH				12	mA	$V_{CC} = MAX$	
	Total, Output LOW				16			

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF

CVMPOL	DADAMETED		LIMITS		LINUTC	TEST COMPITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _{PLH} t _{PHL}	$(C_n \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		12 17	25 30	ns	$\overline{P}_0 = \overline{P}_1 = \overline{P}_2 = \overline{G}$ nd, $\overline{G}_0 = \overline{G}_1 = \overline{G}_2 = 4.5$ V, Fig. 1	
^t PLH ^t PHL	$(\vec{P}_0, \vec{P}_1, \text{ or } \vec{P}_2 \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\overline{P}_x = Gnd$ (if not under test), $C_n = \overline{G}_0 = \overline{G}_1 = \overline{G}_2 = 4.5 \text{ V, Fig. 2}$	
^t PLH ^t PHL	$(\overline{G}_{Q}, \overline{G}_{1}, \text{ or } \overline{G}_{2} \text{ to} $ $C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\overline{G}_X = 4.5 \text{ V (If not under test)},$ $C_n = \overline{P}_0 = \overline{P}_1 = \overline{P}_2 = \text{Gnd, Fig. 2}$	
tPLH tPHL	(P 1, P 2 or P 3 to G)		12 8.0	24 20	ns	$ \overline{\overline{G}}_{x} = \text{Gnd (if not under test),} \\ \overline{G}_{0} = \overline{G}_{1} = \overline{G}_{2} = \overline{G}_{3} = C_{n} = 0.0 \text{ V,} \\ \text{Fig. 1} $	
^t PLH ^t PHL	$(\overline{\mathbb{G}}_0, \overline{\mathbb{G}}_1, \overline{\mathbb{G}}_2 \text{ or } \overline{\mathbb{G}}_3 \text{ to } \overline{\mathbb{G}})$		13 8.0	25 20	ns	$\overline{G}_X = 4.5 \text{ V (If not under test),}$ $\overline{P}_1 = \overline{P}_2 = \overline{P}_3 = \text{Gnd, Fig. 1}$	
tPLH tPHL	(P ₀ , P ₁ , P ₂ or P ₃ to P)		12 8.0	24 20	ns	$\overline{P}_{X} = Gnd$ (If not under test), Fig. 1	

AC WAVEFORMS




Fig.1




Fig. 2



DESCRIPTION—The SN54LS/74LS183 is a Dual Adder. This device features high-speed, high-fan-out Darlington outputs and all inputs are diode clamped for system design simplification. An individual carry output from each bit is featured for use in multiple-input, carry-save techniques to produce true sum and true carry outputs with no more than two gate delays.

- FOR USE IN HIGH-SPEED WALLACE-TREE SUMMING NETWORKS
- HIGH-SPEED, HIGH-FAN-OUT DARLINGTON OUTPUTS

FUNCTION TABLE


	INPUTS	OUTPUTS			
Cn	В	Α	Σ	C _{n+1}	
L	L	L	L	L	
L	L	Н	Н	L	
L	Н	L	Н	L	
L	Н	Н	L	Н	
Н	L	L	Н	L	
Н	L	Н	L	Н	
Н	Н	L	L	Н	
Н	Н	Н	Н	н	


H = high level, L = low level

SN54LS183 SN74LS183

DUAL CARRY-SAVE FULL ADDER

LOW POWER SCHOTTKY





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	FANAIVIETER	PANAMETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
V_{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH	
VOH	Output High Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					60	μΑ	$V_{CC} = MAX, V$	N = 2.7 V	
ΊΗ	Input HIGH Current				0.3	mA	V _{CC} = MAX, V	N = 7.0 V	
IIL	Input LOW Current				-1.2	mA	V _{CC} = MAX, V	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				14 17	mA.	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

CVMDOL	DADAMETED	LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Propagation Delay Time, Low-to-High Level Output		9.0	15	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
^t PHL	Propagation Delay Time, High-to-Low Level Output		20	33	ns		



DESCRIPTION — The SN54LS/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (\overline{PL}) input overrides counting and loads the data present on the P_n inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (\overline{CE}) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control (\overline{U}/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (\overline{RC}) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.

- LOW POWER . . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 25 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAM	ΛES .	LOADING (Note a)			
		HIGH	LOW		
CE	Count Enable (Active LOW) Input	1.5 U.L.	0.7 U.L.		
CP	Clock Pulse (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.		
Ū/D	Up/Down Count Control Input	0.5 U.L.	0.25 U.L.		
PL	Parallel Load Control (Active LOW) Input	0.5 U.L.	0.25 U.L.		
P_n	Parallel Data Inputs	0.5 U.L.	0.25 U.L.		
Q_n	Flip-Flop Outputs (Note b)	10 U.L.	5 (2.5) U.L.		
RC	Ripple Clock Output (Note b)	10 U.L.	5 (2.5) U.L.		
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.		


NOTES:

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54LS/74LS190 SN54LS/74LS191

PRESETTABLE BCD/DECADE
UP/DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTERS
LOW POWER SCHOTTKY




CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic) NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



LOGIC DIAGRAMS



DECADE COUNTER LS190



V_{CC} = Pin 16 GND = Pin 8 = Pin Numbers BINARY COUNTER LS191 **FUNCTIONAL DESCRIPTION** — The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the \overline{CE} signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH \overline{CE} transition must occur only while the clock is HIGH. Similarly, the \overline{U}/D signal should only be changed when either \overline{CE} or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until $\overline{U/D}$ is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the \overline{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse, as indicated in the \overline{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \overline{CE} input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

MODE SELECT TABLE

-		INF	UTS	MODE		
	PL	CE	Ū/D	СР	MODE	
	Н	L	L	Ţ	Count Up	
-	Н	L	Н	1	Count Down	
	L	Х	Х	Х	Preset (Asyn.)	
	Н	Н	Х	х	No Change (Hold)	

RC TRUTH TABLE

	IADLE		
ı	NPUT	RC	
CE	TC*	СР	OUTPUT
L	Н	T	Т
Н	Х	Х	Н
Х	L	×	Н

*TC is generated internally

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

 \int = LOW-to-HIGH Clock Transition

↓ LOW Pulse

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
l _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIН	Input HIGH Voltage		2.0			V	Guaranteed In	out HIGH Voltage for
	1	54			0.7	.,		out LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	٧	VCC = MIN, III	_↓ = −18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
٧ОП	Output mon voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	>	$I_{OL} = 4.0 \text{ mA}$	V _{CC} = V _{CC} MIN,
		74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
lін	Input HIGH Current Other Inputs CE				20 60	μΑ	V _{CC} = MAX, V	i _N = 2.7 V
	Other Inputs CE				0.1 0.3	mA	V _{CC} = MAX, V	_{IN} = 7.0 V
lıL	Input LOW Current Other Inputs CE				-0.4 -1.2	mA	V _{CC} = MAX, V	I _{IN} = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
cc	Power Supply Current				35	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS			
fMAX	Maximum Clock Frequency	20	25		MHz			
tPLH tPHL	Propagation Delay, PL to Output Q		22 33	33 50	ns			
^t PLH ^t PHL	Data to Output Q		20 27	32 40	ns			
^t PLH ^t PHL	Clock to RC		13 16	20 24	ns			
^t PLH ^t PHL	Clock to Output Q		16 24	24 36	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$		
tPLH tPHL	Clock to TC		28 37	42 52	ns	CL — 18 pr		
^t PLH ^t PHL	Ū∕D to RC		30 30	45 45	ns			
^t PLH ^t PHL	Ū∕D to TC		21 22	33 33	ns			
^t PLH ^t PHL	CE to RC		21 22	33 33	ns			

AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	CP Pulse Width	25			ns		
tw	PL Pulse Width	35			ns		
t _S	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$	
th	Data Hold Time	5.0			ns		
^t rec	Recovery Time	40			ns		

DEFINITIONS OF TERMS:

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.




Fig. a) n-stage counter using ripple clock.




Fig. b) Synchronous n-stage counter using ripple carry/borrow.




Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

AC WAVEFORMS





Fig. 1



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7




Fig. 2





Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 8



DESCRIPTION — The SN54LS/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


- LOW POWER . . . 95 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NA	MES	LOADING (Note a)			
		HIGH	LOW		
CPU	Count Up Clock Pulse Input	0.5 U.L.	0.25 U.L.		
CPD	Count Down Clock Pulse Input	0.5 U.L.	0.25 U.L.		
MR	Asynchronous Master Reset (Clear) Input	0.5 U.L.	0.25 U.L.		
PL	Asynchronous Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.		
Pn	Parallel Data Inputs	0.5 U.L.	0.25 U.L.		
o_n	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.		
ი TC _D	Terminal Count Down (Borrow) Output (Note b)	10 U.L.	5(2.5) U.L.		
TCU	Terminal Count Up (Carry) Output (Note b)	10 U.L.	5(2.5) U.L.		

NOTES:


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW

b. The Output LOW drive factor is 2.5 U.L. for MILITARY (54) and 5 U.L. for COMMERCIAL (74)
Temperature Ranges.




SN54LS/74LS192 SN54LS/74LS193

PRESETTABLE BCD/DECADE
UP/DOWN COUNTER
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER
LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)


NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAMS



LS192



LS193

V_{CC} = P_In 16 GND = P_In 8

= Pin Number

FUNCTIONAL DESCRIPTION — The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MRI) inputs are LOW, information present on the Parallel Data inputs (P_0, P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE SELECT TABLE

MR	PL	СР _U	CPD	MODE
Н	Х	Х	Х	Reset (Asyn.)
L	L	X	×	Preset (Asyn.)
L	Н	н	Н	No Change
L	Н	1	н	Count Up
L	Н	Н	1	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

[= LOW-to-HIGH Clock Transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5 0	5.5 5 25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS		
STIVIBUL	PARAIVIETER	`	MIN	TYP	MAX	UNITS	rest conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
V /		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vон	Output HIGH Voltage 74	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
		74	2.7	3.5		٧			
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ŊĽ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	$V_{CC} = MAX, V_{IN} = 0.4 \text{ V}$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				34	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

CVMBOL	PARAMETER		LIMITS			TEST COMPLTIONS			
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS			
fMAX	Maximum Clock Frequency	25	32		MHz				
^t PLH ^t PHL	CPU Input to TCU Output		17 18	26 24	ns				
^t PLH ^t PHL	CPD Input to TCD Output		16 15	24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$			
^t PLH ^t PHL	Clock to Q		27 30	38 47	ns				
^t PLH ^t PHL	PL to Q		24 25	40 40	ns				
^t PHL	MR Input to Any Output		23	35	ns				

AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TECT COMPITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Any Pulse Width	20			ns			
t _S	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$		
th	Data Hold Time	5.0			ns	VCC = 0.0 V		
t _{rec}	Recovery Time	40			ns			

DEFINITIONS OF TERMS:

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the $\overline{\text{PL}}$ transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the \overline{PL} transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the \overline{PL} transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS




Fig. 1




Fig. 2






Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7



DESCRIPTION — The SN54LS/74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.

- TYPICAL SHIFT FREQUENCY OF 36 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES LOADING (Note a) LOW 0.25 U.L. Mode Control Inputs 0.5 U.L. S_0, S_1 $P_0 - P_3$ Parallel Data Inputs 0.5 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. D_{SR} Serial (Shift Right) Data Input Serial (Shift Left) Data Input 0.5 U.L. 0.25 U.L. DSL CP Clock (Active HIGH Going Edge) Input 0.5 U.L. 0.25 U.L. Master Reset (Active LOW) Input MR 0.5 U.L. 0.25 U.L. Q₀ - Q₃ Parallel Outputs (Note b) 10 U.L. 5(2.5) U.L.

NOTES

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


SN54LS194A SN74LS194A

4-BIT BIDIRECTIONAL
UNIVERSAL SHIFT REGISTER
LOW POWER SCHOTTKY

CONNECTION DIAGRAM
DIP (TOP VIEW)

1 🗆	MR	v_{cc}	16
2	DSR	σ^0	15
з 🗀	Po	α ₁	14
4 🗆	P ₁	o_2	13
5 🗆	P ₂	σ^3	12
6 🗆	P ₃	CP	11
7 🗆	D_{SL}	s ₁	10
8 🗆	GND	s ₀	9

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)



FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the Motorola LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

- 1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
- 2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
- The four parallel data inputs (P₀, P₁, P₂, P₃) are D-type inputs. When both S₀ and S₁ are HIGH, the data appearing on P₀, P₁, P₂, and P₃ inputs is transferred to the Q₀, Q₁, Q₂, and Q₃ outputs respectively following the next LOW to HIGH transition of the clock.
- 4. The asynchronous Master Reset (MR), when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194A design which increase the range of application are described below:

- 1. Two mode control inputs (S_0,S_1) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, $\Omega_0 \rightarrow \Omega_1$, etc.) or right to left (shift left, $\Omega_3 \rightarrow \Omega_2$, etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both S_0 and S_1 are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
- 2. D-type serial data inputs (DSR, DSL) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

MODE SELECT - TRUTH TABLE

OBSERVATING MODE		INPUTS						OUTPUTS			
OPERATING MODE	MR	S ₁	s ₀	DSR	D _{SL}	Pn	σ0	Ω1	02	Ω3	
Reset	L	×	х	×	×	×	L	L	L	L	
Hold	н	1	l l	×	×	×	90	91	q ₂	93	
Shift Left	н	h	- 1	×	1	×	91	92	q ₃	L	
Sillit Left	н	h	1	×	h	×	91	92	q3	н	
Shift Right	н	1	h	1	×	×	L	q ₀	q ₁	q ₂	
Silit Fight	н	1	h	h	×	×	н	90	q ₁	q ₂	
Parallel Load	н	h	h	×	×	Pn	P ₀	P ₁	P ₂	р3	

L = LOW Voltage Level

H= HIGH Voltage Level

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

 $p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	١.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Culput III all Voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table
.,	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	V _{CC} = MAX, V _I	N = 2.7 V
ЛН	Input HIGH Current	Input HIGH Current			0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
ήL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _I	N = 0.4 V
los	Short Circuit Current	-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				23	mA	$V_{CC} = MAX$	

AC CHARACTERISTICS: $T_A = 25$ °C

CVAADOL	PARAMETER		LIMITS			TEST CONDITIONS	
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	36		MHz		
^t PLH ^t PHL	Propagation Delay, Clock to Output		14 17	22 26	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
^t PHL	Propagation Delay, MR to Output		19	30	ns		

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST COMPLETIONS			
		MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tW	Clock or MR Pulse Width	20			ns				
t _S	Mode Control Setup Time	30			ns				
ts	Data Setup Time	20			ns	V _{CC} = 5.0 V			
th	Hold Time, Any Input	0			ns				
t _{rec}	Recovery Time	25			ns	1			

DEFINITIONS OF TERMS:


SET UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEVFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.






OTHER CONDITIONS: $S_1 = L$, $\overline{MR} = H$, $S_0 = H$


Fig. 1

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



OTHER CONDITIONS: $S_0, S_1 = H$ $P_0 = P_1 = P_2 = P_3 = H$

Fig. 2



OTHER CONDITIONS

Fig. 4

MR = H



DESCRIPTION — The SN54LS/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- TYPICAL SHIFT RIGHT FREQUENCY OF 39 MHz
- ASYNCHRONOUS MASTER RESET
- J, K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS195A SN74LS195A


UNIVERSAL 4-BIT SHIFT REGISTER


LOW POWER SCHOTTKY

PIN NAMES	5		LOADING (Note a)			
		·	HIGH	LOW		
PE	Parallel Enable (Active LOW) Input		0.5 U.L.	0.25 U.L.		
Po — P3	Parallel Data Inputs	(0.5 U.L.	0.25 U.L.		
J	First Stage J (Active HIGH) Input	(0.5 U.L.	0.25 U.L.		
<u>K</u>	First Stage K (Active LOW) Input	(0.5 U.L.	0.25 U.L.		
CP	Clock (Active HIGH Going Edge)					
	Input	(0.5 U.L.	0.25 U.L.		
MR	Master Reset (Active LOW) Input	(0.5 U.L.	0.25 U.L.		
00 - 03	Parallel Outputs (Note b)		10 U.L.	5(2.5) U.L.		
\bar{Q}_3	Complementary Last Stage Output (Note b)		10 U.L.	5(2.5) U.L.		


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

(Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallel load which are controlled by the state of the Parallel Enable (\overline{PE}) input. When the PE input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overline{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The \overline{JK} inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the \overline{PE} input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P_0, P_1, P_2, P_3 is transferred to the respective Q_0, Q_1, Q_2, Q_3 outputs following the LOW to HIGH clock transition. Shift left operations $(Q_3 \rightarrow Q_2)$ can be achieved by tying the Q_0 outputs to the P_{D-1} inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation – except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset ($\overline{\text{MR}}$) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT - TRUTH TABLE

OPERATING MODES		11	NPUTS			OUTPUTS				
OFERATING MODES	MR	PE	J	ĸ	Pn	α ₀	Q ₁	02	03	\bar{a}_3
Asynchronous Reset	L	x	х	х	х	L	L	L	L	н
Shift, Set First Stage	н	h	h	h	х	Н	90	91	q ₂	q ₂
Shift, Reset First Stage	н	h	1	1	×	L	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Toggle First Stage	н	h	h	1	×	q ₀	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Retain First Stage	н	h	1	h	×	q ₀	q ₀	q ₁	q ₂	\overline{q}_{2}
Parallel Load	Н	1	X	×	p _n	b ₀	p ₁	p ₂	p ₃	P ₃

L = LOW voltage levels

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 $[\]rho_n$ (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the

LOW to HIGH clock transition.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551 (CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
M		54			0.7	.,		out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	_l = −18 mA	
Vou	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{I}$		
VOH		74	2.7	3.5		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	$V_{IN} = V_{IL}$ or V_{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	IN = 2.7 V	
ЧΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	IN = 7.0 V	
IIL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				21	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25 \ensuremath{^{\circ}}\mbox{\scriptsize C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	39		MHz		
^t PLH ^t PHL	Propagation Delay Clock to Output		14 17	22 26	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
^t PHL	Propagation Delay MR to Output		19	30	ns		

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS			
tw	CP Clock Pulse Width	16			ns			
tw	MR Pulse Width	12			ns			
t _S	PE Setup Time	25			ns	V _{CC} = 5.0 V		
t _S	Data Setup Time	15			ns	VCC 0.0 V		
t _{rec}	Recovery Time	25			ns			
^t rel	PE Release Time			10	ns	,		
th	Data Hold Time	0			ns			

SETUP TIME (t,) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.


RECOVERY TIME (tree) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.

-tPHL

CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH




CONDITIONS:
$$J = \overline{PE} = \overline{MR} = H$$

 $\overline{K} = L$

Fig. 1


MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



CONDITIONS: $P_0 = P_1 = P_2 = P_3 = H$

Fig. 3


SETUP (ts) AND HOLD (th) TIME FOR SERIAL DATA (J & K) AND PARALLEL DATA (Po, P1, P2, P3)



CONDITIONS: $\overline{MR} = H$ *J and \overline{K} set-up time affects Q_0 only

Fig. 2

SETUP (ts) AND HOLD (th) TIME FOR PE INPUT



CONDITIONS: MR = H *Q_0 state will be determined by J and \overline{K} inputs

Fig. 4



DESCRIPTION - The SN54LS/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8.4.2.1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54LS/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.

- LOW POWER CONSUMPTION TYPICALLY 80 mW
- HIGH COUNTING RATES TYPICALLY 70 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESETTABLE
- ASYNCHRONOUS MASTER RESET
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

DININIAMEC


PIN NAMES		LOADING	(Note a)
		HIGH	LOW
CP 0	Clock (Active LOW Going Edge) Input to Divide-by-Two Section	1.0 U.L.	1.5 U.L.
CP ₁ (LS196)	Clock (Active LOW Going Edge) Input to Divide-by-Five Section	2.0 U.L.	1.75 U.L.
CP ₁ (LS197)	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section	1.0 U.L.	0.8 U.L.
MR	Master Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
PL	Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.
P ₀ -P ₃	Data Inputs	0.5 U.L.	0.25 U.L.
Q ₀ -Q ₃	Outputs (Notes b, c)	10 U.L.	5(2.5) U.L.

- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2 5 U.L. for Military (54) and 5 U L. for Commercial (74) Temperature Ranges.
- c In addition to loading shown, Q o can also drive CP1.


SN54LS/74LS196 SN54LS/74LS197

4-STAGE PRESETTABLE RIPPLE COUNTERS

LOW POWER SCHOTTKY




CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



LS196



LS197

FUNCTIONAL DESCRIPTION — The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-two decades of the internal ripple delays. When using external logic to decode the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{\text{CPQ}}$ input serves the Q₀ flip-flop in both circuit types while the $\overline{\text{CP1}}$ input serves the divide-by-five or divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the $\overline{\text{CP1}}$ input. With the input frequency connected to $\overline{\text{CPQ}}$ and Q₀ driving $\overline{\text{CP1}}$, the LS197 forms a straightforward module-16 counter, with Q₀ the least significant output and Q₃ the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to $\overline{CP_0}$ and with Q_0 driving $\overline{CP_1}$, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to $\overline{CP_1}$ and Q_3 driving $\overline{CP_0}$, Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P0—P3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the P_{Π} inputs will be reflected in the outputs.

Figure 2: LS196 COUNT SEQUENCES

	DECA	DE (NOTE 1)		BI-QUINARY (NOTE 2)					
COUNT	σ3	02	Ω ₁	α ₀	COUNT	Ω0	03	02	Q ₁	
0	L	L	L	L	0	L	L	L	L	
1	L	L	L	н	1	L	L	L	н	
2	L	L	н	L	2	L	L	н	L	
3	L	L	н	н	3	L	L	н	н	
4	L	н	L	L	4	L	н	L	L	
5	L	н	L	н	5	н	L	L	L	
6	L	н	н	L	6	н	L	L	н	
7	L	н	н	н	7	н	L	н	L	
8	н	L	L	L	8	н	L	н	н	
9	н	L	L	н	9	н	н	L	L	

NOTES:

- 1. Signal applied to CP_0 , Q_0 connected to CP_1 .
- 2. Signal applied to $\ensuremath{\text{CP}}_1,\ensuremath{\text{Q}}_3$ connected to $\ensuremath{\text{CP}}_0.$

MODE SELECT TABLE

	INPUTS	DEADONIAE					
MR	PL	CP	RESPONSE				
L	×	х	Reset (Clear)				
н	L	×	Parallel Load				
н	н	l l	Count				

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

_ = HIGH to Low Clock Transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CO	NDITIONS	
ViH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for	
	1	54			0.7	V		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, III	y = −18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V		$_{H} = MAX, V_{IN} = V_{IH}$	
•ОН	Catpat man voltage	74	2.7	3.5		٧	or V _{IL} per Trut	h Table	
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
^I IH	Input HIGH Current Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196)				20 40 40 80	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
•	Data, PL MR, CP _O (LS196) MR, CP _O , CP ₁ (LS197 CP ₁ (LS196))			0.1 0.2 0.2 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
lıL.	Input LOW Current Data, PL MR CPo CP1 (LS196) CP1 (LS197)				-0.4 -0.8 -2.4 -2.8 -1.3	mA	$V_{CC} = MAX = V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				27	mA	V _{CC} = MAX		

AC CHARACTERISTICS: T_A = 25°C

0.44001	DADAMETER			LIN	1ITS			UNITS	TEST CONDITIONS
SYMBOL	PARAMETER		LS196			LS197		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency	30	40		30	40		MHz	
^t PLH ^t PHL	CPO Input to QO Output		8.0 13	15 20		8.0 14	15 21	ns	
tPLH tPHL	CP ₁ Input to Q ₁ Output		16 22	24 33		12 23	19 35	ns	
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		38 41	57 62		34 42	51 63	ns	$V_{CC} = 5.0 V$
^t PLH ^t PHL	CP ₁ Input to Q3 Output		12 30	18 45		55 63	78 95	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
^t PLH ^t PHL	Data to Output		20 29	30 44		18 29	27 44	ns	
^t PLH ^t PHL	PL Input to Any Output		27 30	41 45		26 30	39 45	ns	
^t PHL	MR Input to Any Output		34	51		34	51	ns	

AC SETUP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$

CVMADOL	DADAMETED	LIMITS						UNITS	TEST SOMETIONS
SYMBOL	PARAMETER	LS196				LS197			TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
tW	CPO Pulse Width	20			20			ns	
tW	CP ₁ Pulse Width	30			30			ns	
tw	PL Pulse Width	20			20			ns	
tW	MR Pulse Width	15			15			ns	
t _S	Data Input Setup Time — HIGH	10			10			ns	$V_{CC} = 5.0 \text{ V}$
t _S	Data Input Setup Time — LOW	15			15			ns	
th	Data Hold Time — HIGH	t _W (PL)			t _W (PL)			ns	
th	Data Hold Time — LOW	t _W (PL)			t _W (PL)			ns	
t _{rec}	Recovery Time	30			30			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

AC WAVEFORMS





Fig. 1



NOTE: PL ≈ LOW

Fig. 2




Fig. 4





Fig. 3



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5



DESCRIPTION — Each multivibrator of the LS221 features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.


Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to Voc noise is also provided by internal latching circuitry.

Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum of 70 s by choosing appropriate timing components. With $R_{\mbox{ext}}=2~\mbox{k}\Omega$ and $C_{\mbox{ext}}=0,$ a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} ranges for greater than six decades of timing capacitance (10pF to 10 $\mu\text{F})$, and greater than one decade of timing resistance (2 to 70 k Ω for the SN54LS221, and 2 to 100 k Ω for the SN74LS221). Pulse width is defined by the relationship: $t_{W}(\text{out}) = C_{\text{ext}}R_{\text{ext}} \, \text{l} \, \hat{n} \, 2 \approx 0.7 \, C_{\text{ext}}R_{\text{ext}}.$ If pulse cutoff is not critical, capacitance up to $1000\,\mu\text{F}$ and resistance as low as 1.4 k Ω may be used. The range of jitter-free pulse widths is extended if V_{CC} is 5 V and 25°C temperature.


- SN54LS221 and SN74LS221 IS A DUAL HIGHLY STABLE ONE-SHOT
- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- PIN OUT IS IDENTICAL TO SN54LS/74LS123



SN54LS221 SN74LS221

DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

LOW POWER SCHOTTKY



FUNCTION TABLE

(EACH MONOSTABLE)

IN	PUTS	OUT	PUTS	
CLEAR	Α	В	a	ā
L	Х	×	L	Н
×	н	×	L	н
×	×	L	L	н
н	L	1	л	ъ
н	1	н	л	U
1	L	Н	л	ъ

TYPE	TYPICAL POWER DISSIPATION	MAXIMUM OUTPUT PULSE LENGTH
SN54LS221	23 mW	49 s
SN74LS221	23 mW	70 s

Once in the pulse trigger mode, the output pulse width is determined by $t_W = R_{ext} C_{ext} \ln 2$, as long as R_{ext} and C_{ext} are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of V_{CC} and temperature variations. Output pulse widths varies typically no more than $\pm 0.5\%$ from device to device.

If the duty cycle, defined as being 100 \bullet $\frac{tW}{T}$ where T is the period of the input pulse, rises above 50%, the output pulse width will

become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, R_{ext} should be as large as possible. (Jitter is independent of C_{ext}). With $R_{ext} = 100$ K, jitter is not appreciable until the duty cycle approaches 90%.

Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221.

The SN54LS / 74LS221 is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, t_W can be varied over 9 decades of timing by proper selection of the external timing components, R_{ext} and C_{ext}.

Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers ($\geqslant 1.0 \,\mu\text{V/s}$). High immunity to V_{CC} noise (typically 1.5 V) is achieved by internal latching circuitry. However, standard V_{CC} bypassing is strongly recommended.

The LS221 has four basic modes of operation.

Clear Mode. If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low.

Inhibit Mode: If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other

inputs.

Pulse Trigger Mode:

This occurs when none of the other modes are in effect and the Q output is low. A proper transition by either the CLR, A or B input, as shown in the truth table, will cause the Q output to go high and remain high for the pulse

time t_W

Once triggered, as long as the output remains high, all input transitions (except for Clear, see Note 4) are ignored.

Overriding

Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
l _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS
V_{T+}	Positive-Going Threshold Voltage at A Input			1.0	2.0	V	V _{CC} = MIN	
V _T -	Negative-Going Threshold	54	0.7	1.0		V		
•	Voltage at A Input	74	0.8	1.0		V	V _{CC} = MIN	
V _T +	Positive-Going Threshold Voltage at B Input			1.0	2.0	V	V _{CC} = MIN	A
V _T	Negative-Going Threshold	54	07	0.9		V		
•1-	Voltage at B Input	74	0.8	0.9		V	$V_{CC} = MIN$	
VIK	Input Clamp Voltage				-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Vон	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX	
•ОП	Output many voltage	74	2.7	3.4		V		
VOL	Output LOW Voltage	54		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	Vcc = MIN
·OL	Catpat LOVV Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	1
lн	Input HIGH Current				20	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V
·III	I pat morrount				01	mA	V _{CC} = MAX, \	/ _{IN} = 7.0 V
l _{IL}	Input LOW Current Input A Input B Clear				-0.4 -0.8 -0.8	mA	V _{CC} = MAX, \	/ _{IN} = 0 4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	200000000000000000000000000000000000000
lcc	Power Supply Current Quiescent			4.7	11	mA	V _{CC} = MAX	
	Triggered			19	27		1 00	

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

CVMPOL	FROM	TO		LIMITS		LINUT	75	CT COMPITIONS	
SYMBOL	(INPUT)	(OUTPUT)	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
tPLH	Α	Q		45	70	ns			
ירנח	В	Q		35	55] "			
t _{PHL}	А	ā		50	80	ns		$C_{\text{ext}} = 80 \text{ pF, } R_{\text{ext}} = 2 \text{ k}\Omega$	
'FFIL	В	ā		40	65] "		Cext Co pr , Next = 2 ks2	
^t PHL	Clear	Q		35	55	ns	C _L =15 pF,		
^t PLH	Clear	ā		44	65	ns			
			70	120	150		See Figure 1	$C_{ext} = 80 pF, R_{ext} = 2 \Omega$	
tW(out)	A or B	A or B Q or Q	20	47	70	ns		$C_{ext} = 0$, $R_{ext} = 2 k\Omega$	
		4 67 4	600	670	750			$C_{\text{ext}} = 100 \text{ pF,R}_{\text{ext}} = 10 \text{ k}\Omega$	
			6	6.9	7.5	ms		$C_{\text{ext}} = 1 \mu \text{F}, R_{\text{ext}} = 10 \text{k}\Omega$	

AC SETUP REQUIREMENTS $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

CVMPOL	DADAMETER			LINUTO		
SYMBOL	PARAMETER	MIN TYP	MAX	UNITS		
dv/dt	Rate of Rise or Fall of Input Pulse					
	Schmitt, B					V/s
	Logic	1.0			V/μs	
tw	Input Pulse Width					
	A or E	40			ns	
	Clear, t _V	40				
t _S	Clear-Inactive-State Setup Time		15			ns
R _{ext}	External Timing Resistance	54	1.4		70	kΩ
riext	External rinning resistance		1.4		100	7 722
C _{ext}	External Timing Capacitance		0		1000	μF
	Output Duty Cycle					
	$RT = 2.0 \text{ k}\Omega$				50	%
	$R_T = M_A$	AX R _{ext}			90	1 /6

AC WAVEFORMS




Fig. 1




DESCRIPTION — The SN54LS/74LS240, 241 and 244 are Octal Buffers and Line Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGINS
- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS/74LS240 SN54LS/74LS241 SN54LS/74LS244

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



TRUTH TABLES

SN54LS/74LS240

INPL	JTS		
1Ğ,2Ğ	D	OUTPUT	
7 7	ıΓ	н_	
H	X	(Z)	

SN54LS/74LS244

INPL	JTS	OUTPUT		
1G,2G D		OUTPUT		
L	L	L		
L	н	н		
Н	Х	(Z)		

SN54LS/74LS241

INPUTS		QUITDUT	INP	UTS	OUTPUT
1Ĝ	D	OUTPUT	2G	D	001701
L L H	L H X	L H (Z)	H	L H X	L H (Z)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = HIGH impedance

J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	IBOL PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETI	: K	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7		Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
$V_{T+} - V_{T-}$	Hysteresis		0.2	0.4		٧	V _{CC} = MIN		
VIK	Input Clamp Diode Vo	ltage		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
VOH	Output HIGH Voltage	54,74	2.4	3.4		V	$V_{CC} = MIN$, $I_{OH} = -3.0 \text{ mA}$		
*OH	Output man voltage	54,74	2.0			٧	V _{CC} = MIN, I _{OH} = MAX		
		54,74		0.25	0.4	٧	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,		
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table		
lozh	Output Off Current H	GH			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$		
IOZL	Output Off Current LO)W			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
۱н	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
հլ <u>լ</u>	Input LOW Current				-0.2	mA .	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Output Short Circuit (Current	-40		-225	mA	V _{CC} = MAX		
	Power Supply Curre Total, Output HIGH	nt			27				
lcc	Total, Output LOW	LS240			44		V NAAY		
					46	mA	$V_{CC} = WAX$		
	Total at HIGH Z	LS240			50				
		LS241/244			54				

AC CHARACTERISTICS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

CVAADOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay, Data to Output LS240		9.0 12	14 18	ns		
^t PLH ^t PHL	Propagation Delay, Data to Output LS241/244		12 12	18 18	ns	$C_L=45$ pF, $R_L=667~\Omega$	
^t PZH	Output Enable Time to HIGH Level		15	23	ns		
^t PZL	Output Enable Time to LOW Level		20	30	ns		
tPLZ	Output Disable Time from LOW Level		15	25	ns	$C_L = 5.0 pF$	
^t PH Z	Output Disable Time from HIGH Level	rom HIGH Level 10 18 ns		ns	$R_L = 667 \Omega$		

AC WAVEFORMS





SWITCH POSITIONS

SYMBOL	SW1	SW2
tPZH	Open	Closed
^t PZL	Closed	Open
^t PLZ	Closed	Closed
^t PHZ	Closed	Closed

Fig. 5



DESCRIPTION — The SN54LS/74LS242 and SN54LS/74LS243 are Quad Bus Transmitters/Receivers designed for 4-line asynchronous 2-way data communications between data buses.

- HYSTERISIS AT INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

TRUTH TABLES

SN54LS/74LS242

	UTS	ОИТРИТ	INP	UTS	OUTDUT
ĞАВ	D	COTPUT	GAB	D	OUTPUT
LLH	J H X	H L (Z)	L H H	X L H	(Z) H L

SN54LS/74LS243

INP	UTS		INP	UTS	OUTDUT	
ĞАВ	D	OUTPUT	GAB	D	OUTPUT	
L H	LHX	L H (Z)	LHH	Η	(Z) L H	


SN54LS/74LS242 SN54LS/74LS243

QUAD BUS TRANSCEIVER


LOW POWER SCHOTTKY



SN54LS/74LS242



SN54LS/74LS243



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

NOTE: The Flatpak version has the same

pinouts (Connection Diagram) as the Dual In-Line Package

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = HIGH Impedence

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,	Guaranteed Input LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
V _{T+} — V _T —	Hysteresis		0.2	0.4		٧	V _{CC} = MIN	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Voн	Output HIGH Voltage	54,74	2.4	3.4		>	$V_{CC} = MIN I_{OH} = -3.0 \text{ mA}$	
•оп	o department voltage	54,74	2.0			٧	$V_{CC} = MIN$, $I_{OH} = MAX$	
.,		54,74		0.25	0.4	٧	$I_{OL} = 12 \text{ mA} V_{CC} = V_{CC} \text{ MIN},$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIG	Н			40	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
IOZL	Output Off Current LOV	N			-200	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
		D, Ē ₁ , E ₂			20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
ΊΗ	Input HIGH Current	Ē ₁ , E ₂			0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
		D Input			0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$	
IIL	Input LOW Current				-0.2	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Cu	irrent	-40		-225	mA	V _{CC} = MAX	
	Power Supply Current Total, Output HIGH				38			
lcc	Total, Output LOW	ĺ			50	mA	V _{CC} = MAX	
	Total at HIGH Z	LS242			50			
	TOTAL AT LIGHT Z	LS243			54			

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETED			LIN	1ITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER		LS242		LS243			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
^t PLH ^t PHL	Propagation Delay, Data to Output		9.0 12	14 18		12 12	18 18	ns	C _L = 45 pF	
tPZH	Output Enable Time to HIGH Level		15	23		15	23	ns	$R_L = 667 \Omega$	
tPZL	Output Enable Time to LOW Level		20	30		20	30	ns		
tPLZ	Output Disable Time from LOW Level		15	25		15	25	ns	$C_{L} = 5.0 pF$	
^t PHZ	Output Disable Time from HIGH Level		10	18		10	18	ns	$R_L = 667 \Omega$	

AC WAVEFORMS





SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
tPZL	Closed	Open
^t PLZ	Closed	Closed
^t PHZ	Closed	Closed

Fig. 5



DESCRIPTION — The SN54LS/74LS245 is an Octal Bus Transmitter/Receiver designed for 8-line asynchronous 2-way data communication between data buses. Direction Input (DR) controls transmission of Data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input (\overline{E}) can be used to isolate the buses.

- HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

TRUTH TABLE

INP	UTS	
G	DIR	OUTPUT
L	L	Bus B Data to Bus A
L	н	Bus A Data to Bus B
Н	x	Isolation

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

SN54LS245 SN74LS245

OCTAL BUS TRANSCEIVER

LOW POWER SCHOTTKY



SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
IOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAME	TED :		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIE	IEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7		Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
$V_{T+}-V_{T-}$	Hysteresis		0.2	0.4		V	V _{CC} = MIN		
VIK	Input Clamp Diode Vo	Itage		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54,74	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = -3.0 \text{ mA}$		
• ОП	Output mon voltage	54,74	2.0			V	$V_{CC} = MIN, I_{OH} = MAX$		
VoL	0 0	54,74		0.25	0.4	V	I _{OL} = 12 mA		
	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table		
OZH	Output Off Current HI	GH			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V		
OZL	Output Off Current LC	W .			-200	μΑ	$V_{CC} = MAX. V_{OUT} = 0.4 V$		
		A or B, DR or Ē			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
۱н	Input HIGH Current	DR or Ē			0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
		A or B			0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$		
կլ	Input LOW Current				-0.2	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Output Short Circuit C	Current	40		-225	mA	V _{CC} = MAX		
	Power Supply Currer Total, Output HIGH	nt			70				
Icc	Total, Output LOW			90	mA	V _{CC} = MAX			
lozL IIH IIL	Total at HIGH Z				95	1			

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVARCU	DADAMETED		LIMITS		UNITS	TEST COMPLETIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, Data to Output		8.0 8.0	12 12	ns	C _I = 45 pF	
^t PZH	Output Enable Time to HIGH Level		25	40	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	
tPZL	Output Enable Time to LOW Level		27	40	ns		
tPLZ	Output Disable Time from LOW Level		15	25	ns	$C_1 = 5.0 \text{ pF}$	
^t PHZ	Output Disable Time from HIGH Level		15	25	ns	$C_L = 5.0 \text{ pF}$ $R_L = 667 \Omega$	



 $\label{eq:DESCRIPTION} \textbf{DESCRIPTION} - \text{The $N54LS/74LS247} \text{ thru $N54LS/74LS249} \text{ are BCD-to-Seven-Segment Decoder/Drivers}.$

The LS247 and LS248 are functionally and electrically identical to the LS47 and LS48 with the same pinout configuration. The LS249 is a 16-pin version of the 14-pin LS49 and includes full functional capability for lamp test and ripple blanking which was not available in the LS49.

The composition of all characters, except the 6 and 9 are identical between the LS247, 248, 249 and the LS47, 48 and 49. The LS47 thru 49 compose the $\overline{5}$ and $\overline{9}$ without tails, the LS247 thru 249 compose the $\overline{5}$ and $\overline{9}$ with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS248 and 249 have active-high outputs for driving lamp buffers

All types feature a lamp test input and have full ripple-blanking input/output controls. On all types an automatic leading and/or trailing-edge zero-blanking control (RBI and RBO) is incorporated and an overriding blanking input (BI) is contained which may be used to control the lamp intensity by pulsing or to inhibit the output's lamp test may be performed at any time when the BI/RBO node is at high level. Segment identification and resultant displays are shown below. Display pattern for BCD input counts above 9 are unique symbols to authenticate input conditions.

LS247

- OPEN-COLLECTOR OUTPUTS DRIVE INDICATORS DIRECTLY
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

LS248

- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

LS249

- OPEN-COLLECTOR OUTPUTS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION




NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS



SN54LS/74LS247 SN54LS/74LS248 SN54LS/74LS249

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS


LOW POWER SCHOTTKY




ALL CIRCUIT TYPES FEATURE LAMP INTENSITY MODULATION CAPABILITY

		DRIVER OUT	PUTS		TYPICAL	
TYPE	ACTIVE	OUTPUT	SINK	MAX	POWER	
	LEVEL	CONFIGURATION	CURRENT	VOLTAGE	DISSIPATION	
SN54LS247	low	open-collector	12 mA	15 V	35 mW	
SN54LS248	high	2-kΩ pull-up	2.0 mA	5.5 V	125 mW	
SN54LS249	high	open-collector	4.0 mA	5.5 V	40 mW	
SN74LS247	low	open-collector	24 mA	15 V	35 mW	
SN74LS248	high	2-kΩ pull-up	6.0 mA	5.5 V	125 mW	
SN74LS249	high	open-collector	8.0 mA	5.5 V	40 mW	

LOGIC DIAGRAM





LS247
FUNCTION TABLE

DECIMAL			INP	UTS			aa.at			C	UTPUT	s			
OR FUNCTION	LT	RBI	D	С	В	Α	BI∕RBO [†]	а	b	c	d	e	f	g	NOTE
0	Н	Н	L	L	L	L	н	ON	ON	ON	ON	ON	ON	OFF	
1	Н	X	L	L	L	Н	∖ н	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	Н	X	L	L	Н	L	н	ON	ON	OFF	ON	ON	OFF	ON	
3	Н	X	L	L	н	Н	н	ON	ON	ON	ON	OFF	OFF	ON	
4	Н	Х	L	Н	L	L	Н	OFF	ON	ON	OFF	OFF	ON	ON	
5	Н	X	L	Н	L	Н	н	ON	OFF	ON	ON	OFF	ON	ON	
6	н	X	L	Н	Н	L	н	ON	OFF	ON	ON	ON	ON	ON	
7	Н	X	L	Н	Н	Н	Н	ON	ON	ON	OFF	OFF	OFF	OFF	1
8	Н	х	Н	Ł	L	L	н	ON	ON	ON	ON	ON	ON	ON	
9	н	Х	н	L	L	Н	Н	ON	ON	ON	ON	OFF	ON	ON	
10	н	Х	Н	L	Н	L	н	OFF	OFF	OFF	ON	ON	OFF	ON	
11	Н	X	Н	L	Н	Н	н	OFF	OFF	ON	ON	OFF	OFF	ON	
12	н	Х	Н	Н	L	L	Н	OFF	ON	OFF	OFF	OFF	ON	ON	
13	Н	X	Н	н	L	н	н	ON	OFF	OFF	ON	OFF	ON	ON	
14	Н	X	Н	Н	н	L	н	OFF	OFF	OFF	ON	ON	ON	ON	
15	Н	X	Н	н	н	Н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	Х	X	Х	Х	Х	Х	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	н	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	X	l x	X	Х	Х	і н	ON	ON	ON	ON	ON	ON	ON	4

LS248, LS249 FUNCTION TABLE

DECIMAL OR			INP	UTS			BI∕RBO [†]	OUTPUTS					NOTE		
FUNCTION	LT	RBI	D	С	В	Α	BI/ NBO	а	b	С	d	е	f	g	NOTE
0	н	Н	L	L	L	L	Н	Н	Н	Н	н	Н	Н	L	1
1	н	х	L	L	L	н	Н	L	н	Н	L	L	L	L	1
2	Н	X	L	L	Н	L	н	н	Н	L	Н	Н	L	н	
3	Н	Х	L	L	н	Н	н	Н	Н	Н	н	L	L	Н	
4	Н	х	L	Н	L	L	Н	L	н	н	L	L	н	Н	
5	н	Х	L	Н	L	н	н	Н	L	Н	Н	L	Н	Н	
6	н	X	L	н	н	L	н	н	L	Н	Н	Н	Н	Н	
7	Н	Х	L	Н	Н	Н	н	Н	н	н	L	L	L	L	1
8	Н	х	Н	- L	L	L	н	Н	Н	Н	Н	Н	Н	Н	
9	н	Х	Н	L	L	Н	н	н	Н	Н	Н	L	Н	Н	
10	Н	Х	Н	L	Н	L	н	L	L	L	Н	Н	L	Н	
11	Н	Х	Н	L	Н	Н	н	L	L	Н	Н	L	L	Н	
12	Н	Х	Н	Н	L	L	н	L	Н	L	L	L	Н	Н	
13	Н	Х	н	Н	L	н	H	Н	L	L	н	L	Н	Н	
14	Н	Х	Н	н	Н	L	Н	L	L	L	н	Н	Н	н	
15	Н	Х	Н	Н	Н	Н	н .	L	L	L	L	L	L	L	
BI	Х	х	х	X	X	Х	L	L	L	L	L	L	L	L	2
RBI	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	3
LT	L	Х	Х	X	Х	Х	н	Н	н	Н	Н	Н	Н	Н	4

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (B1) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 - 2. When a low logic level is applied directly to the blanking input (B1), all segment outputs are off regardless of the level of any other input.
 - 3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).

^{4.} When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on. †BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
IOL	Output Current — Low BI/RBO	54 74			1.6 3.2	mA
V _{O(off)}	Off-State Output Voltage a—g	54,74			15	V
IO(on)	On-State Output Current a—g a—g	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
.,		54			0.7		Guaranteed Input LOW Voltage for
V_{IL}	Input LOW Voltage	74			0.8	V	All Inputs
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54	2.4	4.2		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$
*OH	BI/RBO	74	2.4	4.2		V	or V _{IL} per Truth Table
	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 1.6 mA V _{CC} = V _{CC} MIN,
VOL	BI/RBO	74		0.35	0.5	V	I _{OL} = 3.2 mA V _{IN} = V _{IL} or V _{IH} per Truth Table
IO(off)	Off-State Output Current a—g	54,74			250	μΑ	$V_{CC} = MAX, V_{IH} = 2.0 V, V_{O(off)} = 15 V, V_{IL} = MAX$
	On-State Output Voltage	54,74		0.25	0.4	V	$I_{O(on)} = 12 \text{ mA} V_{CC} = MIN,$
V _{O(on)}	а—д	74		0.35	0.5	V	$\begin{split} & I_{O(on)} = 12 \text{ mA} \\ & I_{O(on)} = 24 \text{ mA} \\ & V_{CC} = \text{MIN}, \\ & V_{IH} = 2.0 \text{ V}, \\ & V_{IL} \text{ per Truth Table} \end{split}$
					20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$
ΊL	Input LOW Current Any Input, except BI/RB)			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
	BI/RBO				-1.2	1 '''	VCC - WAX, VIN - 0.4 V
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V _{CC} = MAX
¹ CC	Power Supply Current			7.0	13	mA	V _{CC} = MAX

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	LIMITS			LINITO	TECT COMPITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	100 ns	TEST CONDITIONS	
^t PLH ^t PHL	Turn-Off Time from A Input Turn-On Time from A Input			100 100	ns	C _L = 15 pF,
^t PHL ^t PLH	Turn-Off Time from RBI Input Turn-On Time from RBI Input			100 100	ns	R _L = 665 Ω

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
	a—g	54,74			-100	7 ~~
lOL	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
	a-g a-g	54 74			2.0 6.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	1	54			0.7	V	1	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, III$	$_{\rm N} = -18 \; {\rm mA}$	
Vон	Output HIGH Voltage	54	2.4	4.2		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
· OH	a—g and BI/RBO	74	2.4	4.2		V	or V _{IL} per Trut	h Table	
10	Output Current a—g	54,74	-1.3	-2.0		mA	V _{CC} = MIN, V Input Condition		
	Output LOW Voltage								
	a—g	54,74 0.25 0.4 V I _{OL} = 2.0 mA V _{CC} = N V _{IH} = 2	$V_{CC} = MIN,$						
VOL		74		0.35	0.5		$I_{OL} = 6.0 \text{ mA}$	$V_{IH} = 2.0 V$	
	BI/RBO	54,74	ļ	0.25	0.4	V	IOL = 1.6 mA	V _{IL} = per Truth Table	
		74		0.35	0.5		$I_{OL} = 3.2 \text{ mA}$		
	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V$	$I_{1N} = 2.7 \text{ V}$	
1н	Any Input, except BI/RBO		1		0.1	mA	$V_{CC} = MAX, V$	$I_{1N} = 7.0 \text{ V}$	
1 ₁ L	Input LOW Current Any Input, except BI/RBC)			-0.4	mA	V _{CC} = MAX, V	/INI = 0.4 V	
	BI/RBO				-1.2	1	1.00	III O	
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V _{CC} = MAX		
lcc	Power Supply Current			25	38	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	PANAIVIETEN	MIN	TYP	MAX	UNITS		
	Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input			100 100	ns	$C_L = 15 \text{ pF, } R_L = 4.0 \text{ k}\Omega$	
	Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input			100 100	ns	$C_L = 15 \text{ pF}, R_L = 6.0 \text{ k}\Omega$	

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
Vcc	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature	e Range	54 74	-55 0	25 25	125 70	°C
Юн	Output Current — High BI	/RBO	54,74			-50	μΑ
IOL	1 1	/RBO /RBO	54 74			1.6 3.2	mA
Voн	Output Voltage — High	а—g	54,74			5.5	V
lor	Output Current — Low	a—g a—g	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/44001	DAGAMETER	-		LIMITS			TEST SOURITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage All Inputs	for	
14	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vон	Output HIGH Voltage	54	2.4	4.2		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} =$	VIH	
•оп	BI/RBO	74	2.4	4.2		V	or V _{IL} per Truth Table		
ЮН	Output HIGH Current a—g	54,74			250	μΑ	$V_{CC} = MIN, V_{IH} = 2.0 V, V_{OH} = 5.5 V, V_{IL} = MAX$		
	Output LOW Voltage								
	BI/RBO	54,74		0.25	0.4	v	$I_{OL} = 1.6 \text{ mA}$ $V_{CC} = MIN,$		
VOL		74		0.35	0.5		$ I_{OL} = 3.2 \text{ mA} $ $V_{IH} = 2.0 \text{ V}$		
	а—д	54,74		0.25	0.4	v	$IOL = 4.0 \text{ mA}$ $V_{IL} = \text{per Truth}$	Table	
		74		0.35	0.5		I _{OL} = 8.0 mA		
	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$		
ΊΗ	Any Input, except BI/RBO				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$		
ΊL	Input LOW Current Any Input, except BI/RBC)			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
	BI/RBO				-1.2		Tee many and		
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V _{CC} = MAX		
lcc	Power Supply Current			8.0	15	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	FARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
	Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input			100 100	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$
	Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input		* .	100 100	ns	$C_L = 15 \text{ pF}, R_L = 6.0 \text{ k}\Omega$



DESCRIPTION — The TTL/MSI SN54LS/74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS251 SN74LS251

8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

PIN NAMES

 $S_0 - S_2$

 $\overline{\mathsf{E}}_0$

HIGH	LOW
0.5 U.L.	0.25 U.L
0.5 U.L.	0.25 U.L
0.5 U.L.	0.25 U.L
	0.5 U.L. 0.5 U.L.

LOADING (Note a)

 IO — 17
 Multiplexer Inputs
 0.5 U.L.
 0.25 U.L.

 Z
 Multiplexer Output (Note b)
 65 (25) U.L.
 15 (7.5) U.L.

 Z
 Complementary Multiplexer Output (Note b)
 65 (25) U.L.
 15 (7.5) U.L.

NOTES:

a. 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1 6 mA LOW.


b. The Output LOW drive factor is 7.5 U L. for Military (54) and 15 U L. for Commercial (74) Temperature Ranges. The Output HIGH crive factor is 25 U.L for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM

J Suffix — Case 620-08(Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package



FUNCTIONAL DESCRIPTION — The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (E_0) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z &= \overline{\mathsf{E}} O \cdot (|I_0 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + |I_1 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + |I_2 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + |I_3 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + \\ & |I_4 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + |I_5 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + |I_6 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2 + |I_7 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2). \end{split}$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE

Eo	s ₂	S ₁	s ₀	10	11	12	lз	14	15	16	17	Ž	Z
Н	X	×	X	X	×	×	х	×	×	×	X	(Z)	(Z)
L	L	L	L	L	×	X	X	×	X	×	X	н	L
L	L	L	L	н	X	×	X	×	×	×	×	L	н
L	L	L	н	×	L	X	X	×	X	×	×	н	L
L	L	L	н	×	н	×	X	×	X	×	×	L	н
L	Ł	н	L	×	X	L	X	×	×	×	×	н	L
L	L	н	L	×	×	н	X	×	×	×	×	L	н
L	L	н	н	×	×	×	L	×	X	×	Χ.	н	L
L	L	н	н	×	X	×	н	×	X	×	X	Ł	н
L	н	L	L	×	×	×	Х	L	×	X	X	н	L
L	н	L	L	×	X	X	X	н	X	×	×	L	н
L	н	L	н	×	X	×	×	×	L	×	X	Н	L
L	н	L	н	×	X	X	×	X	н	×	X	L	н (
L	н	н	L	x	X	×	×	×	×	L	Х	н	ᅵᅵ
L	н	н	L	×	X	×	×	×	×	н	X	L	н
L	н	н	н	×	X	х	X	×	X	×	L	н	L
L	н	н	н	×	Х	X	Х	X	X	Х	н	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
l _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7	.,	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage				0.8	\ \	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$		
VOH	Output morr voltage	74	2.4	3.1		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,		
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table		
lozh	Output Off Current HIGH				20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V		
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
lιΓ	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
lcc	Power Supply Current				10	mA	$V_{CC} = MAX, V_{\overline{E}} = 0.0 V$		
·CC					12	mA	$V_{CC} = MAX, V_{\overline{E}} = 4.5 V$		

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETED		LIMITS		LINITO	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS			
tPLH tPHL	Propagation Delay, Select to Z Output	ļ	20 21	33 33	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Select to Z Output		29 28	45 45	ns	Fig. 2		
^t PLH ^t PHL	Propagation Delay, Data to Z Output		10 9.0	15 15	ns	Fig. 1	C _L = 15 pF,	
^t PLH ^t PHL	Propagation Delay, Data to Z Output		17 18	28 28	ns	Fig. 2	$R_L = 2K \Omega$	
^t PZH ^t PZL	Output Enable Time to Z Output		17 24	27 40	ns	Figs. 4, 5	·	
^t PZH ^t PZL	Output Enable Time to Z Output		30 26	45 40	ns	Figs. 3, 5		
[†] PHZ [†] PLZ	Output Disable Time to \overline{Z} Output		37 15	55 25	ns	Figs. 3, 5	C _L = 5 pF	
[†] PHZ [†] PLZ	Output Disable Time to Z Output		30 15	45 25	ns	Figs. 4, 5	$R_L = 667 \Omega$	




Fig. 1




Fig. 3




Fig. 2




Fig. 4

AC LOAD CIRCUIT




Fig. 5

SWITCH POSITIONS SYMBOL SW1 SW2 tpZH Open Closed tpZL Closed Open tpLZ Closed Closed

Closed

^tPHZ

Closed



DESCRIPTION — The LSTTL/MSI SN54LS/74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (EO) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

SN54LS253 SN74LS253

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY

LOGIC SYMBOL

PIN NAMES		LOADING	(Note a)
		HIGH	LOW
S ₀ , S ₁	Common Select Inputs	0.5 U.L.	0.25 U.L.
Multiplexer A			
Ē _{Oa}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
I _{Oa} — I _{3a}	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Za	Multiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.
Multiplexer B			
Ē _{Ob}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
10p — 13p	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
z _b	Mutiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.

Enalgalia Izalia Inniin Izhian Ene $V_{CC} = Pin 16$ GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 7 5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION — The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0, S_1) . The 4-input multiplexers have individual Output Enable $(\overline{E}_{0a}, \overline{E}_{0b})$ inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} &Z_a = \overline{\mathsf{E}}_{0a} \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ &Z_b = \overline{\mathsf{E}}_{0b} \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

	SELECT INPUTS		DATA I	NPUTS		OUTPUT ENABLE	OUTPUT
s ₀	s ₁	10	11	12	13	E ₀	Z
X	Х	Х	×	Х	Х	н	(Z)
L	L	L	×	×	X	L	L
L	L	н	X	×	×	L	н
Н	L	×	L	×	×	L	L
Н	L	×	н	X	×	L	н
L	Н	×	X	L	×	L	L
L	Н	×	X	н	×	L	н
н	н	×	×	×	L	L	L
Н	Н	х	Х	Х	н	L	н

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S_0 and S_1 are common to both sections.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DARAMETER	PARAMETER		LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,					0.7	.,	Guaranteed Input LOW Vo		
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.4	3.4		V		OH = MAX, VIN = VIH	
٧Оп	O diput i i o i i o i dige	74	2.4	3.1		V	or V _{IL} per Trui	th Table	
		54,74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V$	V _{OUT} = 2.4 V	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V$	/ _{OUT} = 0.4 V	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	/ _{IN} = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	/ _{IN} = 0.4 V	
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
lcc	Power Supply Current				12	mA	V _{CC} = MAX, \	/Ē = 0.0 V	
CC					14	mA	V _{CC} = MAX, \	/Ē = 4.5 V	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
31NBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Data to Output		17 13	25 20	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Select to Output		30 21	45 32	ns	Fig. 1	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$	
^t PZH ^t PZL	Output Enable Time		15 15	28 23	ns	Figs. 4, 5		
^t PHZ ^t PLZ	Output Disable Time		27 18	41 27	ns	Figs. 3, 5	$C_L = 5.0 \text{ pF}$ $R_L = 667 \Omega$	



DESCRIPTION — The SN54LS/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A_O, A₁), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs (Q_O-Q₃).

When the Enable (\overline{E}) is HIGH and the Clear input (\overline{CL}) is LOW, all outputs (Q_0-Q_3) are LOW. Dual 4-channel demultiplexing occurs when the (\overline{CL}) and \overline{E} are both LOW. When \overline{CL} is HIGH and \overline{E} is LOW, the selected output (Q_0-Q_3) , determined by the Address inputs, follows D. When the \overline{E} goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode $(\overline{E}=LOW, \overline{CL}=HIGH)$, changing more than one bit of the Address (A_0,A_1) could impose a transient wrong address. Therefore, this should be done only while in the memory mode $(\overline{E}=CL=HIGH)$.

- SERIAL-TO-PARALLEL CAPABILITY
- OUTPUT FROM EACH STORAGE BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- EASILY EXPANDABLE
- ACTIVE LOW COMMON CLEAR
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


PIN NAMES	3	LOADIN	IG (Note a)
		HIGH	LOW
Ao, A1	Address Inputs	0.5 U.L.	0.25 U.L.
Ao, A1 Da, Db E	Data Inputs	0.5 U.L.	0.25 U.L.
	Enable Input (Active LOW)	1.0 U.L.	0.5 U.L.
CL Q _{Oa} -Q _{3a} ,	Clear Input (Active LOW)	0.5 U.L.	0.25 U.L.
Q _{Ob} -Q _{3b}	Parallel Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.
NOTES:			


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges

SN54LS256 SN74LS256


DUAL 4-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY





LOGIC SYMBOL



 $V_{CC} = Pin 16$ GND = Pin 8

TRUTH TABLE

CL	Ē	D	A ₀	A ₁	a ₀	01	a ₂	α3	MODE
L	н	X	х	Х	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	Н	L	L	L	
L	L	L	Н	L	L	L	L	L	
L	L	н	н	L	L	Н	L	L	
L	L	L	L	н	L	L	L	L	ļ
L	L	Н	L	н	L	L	H	L	
L	L	L	н	н	L	L	L	L	ĺ
L	L	н	Н	Н	L	L	L	H	
Н	н	Х	Х	Х	Q _{N-1}	Q _{N-1}	Q_{N-1}	Q_{N-1}	Memory
н	L	L	L	L	L	Q _{N-1}	Q_{N-1}	Q_{N-1}	Addressable
Н	L	н	L	L	Н	Q_{N-1}	Q_{N-1}	Q_{N-1}	Latch
Н	L	L	Н	L	Q_{N-1}	L	Q_{N-1}	Q_{N-1}	
н	L	н	Н	L	Q _{N-1}	Н	Q_{N-1}	Q_{N-1}	
Н	L	L	L	Н	Q _{N-1}	Q_{N-1}	L	QN-1	1
Н	L	н	L	Н	Q _{N-1}	Q_{N-1}	Н	Q_{N-1}	
H	L	L	Н	Н	Q _{N-1}	Q_{N-1}	Q_{N-1}	L	
Н	L	н	н	н	Q _{N-1}	Q_{N-1}	Q_{N-1}	н	

H = High Voltage Level L = LOW Voltage Level X = Immaterial

MODE SELECTION

Ē	CL	MODE
L	Н	Addressable Latch
н	Н	Memory
L	L	Dual 4-Channel Demultiplexer
Н	L	Clear

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	ł	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS		
STIVIBUL	FARAIVIETER	TANAMETER			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, III	_N = −18 mA	
VOH	Output HIGH Voltage	54	2.4	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
VOH.	Output man voltage	74	2.4	3.5		V	or V _{IL} per Trut	h Table	
.,		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
И Н	Input HIGH Current Others E Input				20 40	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V	
יור	Others E Input				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
ΊL	Input LOW Current Others E Input				-0.4 -0.8	mA	V _{CC} = MAX, \	′ _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				25	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

CVMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		20 16	27 24	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 1	
^t PLH ^t PHL	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	30 20	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 2	
^t PLH ^t PHL	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output		20 14	30 24	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 3	
^t PHL	Turn-On Delay, Clear to Output		12	23	ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 5	

AC SETUP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	FANAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _S	Data Setup Time	20			ns	V _{CC} = 5.0 V Fig 4	
t _S	Address Setup Time	0			ns	Fig. 6	
th	Data Hold Time	0			ns	V _{CC} = 5.0 V Fig. 4	
t _h	Address Hold Time	15			ns	V _{CC} = 5V Fig. 6	
tW	Enable Pulse Width	15			ns	V _{CC} = 5.0 V Fig. 1	

AC WAVEFORMS

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH




Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE




Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT





Fig. 6 SETUP TIME, ADDRESS TO ENABLE

(SEE NOTES 1 AND 2)



OTHER CONDITIONS: $\overline{CL} = H$

NOTES:

- 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

MOTOROLA

DESCRIPTION — The LSTTL/MSI SN54LS/74LS257A and the SN54LS/74LS258A are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (EQ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

LOGIC DIAGRAMS SN54LS/74LS257A (3) (5) 6 (14) 13 100 (12) (9) SN54LS/74LS258A 114 2 (3) (5) 6 14) 13 100 V_{CC} = Pın 16 (4) (12) GND = Pin 8 = Pin Numbers

SN54LS/74LS257A SN54LS/74LS258A

QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



FUNCTIONAL DESCRIPTION — The LS257A and LS258A are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the IQ inputs are selected and when Select is HIGH, the I₁ inputs are selected. The data on the selected input appears at the outputs in true (non-inverted) form for the LS257A and in the inverted form for the LS258A.

The LS257A and LS258A are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

When the Output Enable Input $(\overline{\mathbb{E}_0})$ is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT		TA UTS	OUTPUTS LS257A	OUTPUTS LS258A			
Ēo	S	10	lη	Z	Z			
Н	X	Х	Х	(Z)	(Z)			
L	Н	X	L	L	Н			
L	Н	X	Н	Н	L			
L	L	L	Х	L	Н			
L	L	H	Х	Н	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High impedance (off)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54 74			-1.0, -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	- D		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	FARAIVIETE	-n	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltag	ge for	
		54			0.7		Guaranteed Input LOW Voltag	e for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.4	3.4		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN}$	= VIH	
VOH	Output Filder Voltage	74	2.4	3.1		V	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	I _{OL} = 12 mA V _{CC} = V _{CC} M	IN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V per Truth Table	V = VII or VIH	
lozh	Output Off Current — HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$		
OZL	Output Off Current — L	.ow			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
.,		Other Inputs			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
Ін	Input HIGH Current	S Inputs			40	μΑ			
1111		Other Inputs			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
		S Inputs			0.2	mA	VCC = WAX, VIN = 7.0 V		
IIL .	Input LOW Current	Other Inputs			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
uL .	Imput LOW Current	S Inputs			-0.8	mA	VCC - WAX, VIN - 0.4 V		
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
	Power Supply Current								
^l cc	Total, Output HIGH	LS257A LS258A			10 7.0	mA mA	V _{CC} = MAX		
	Total, Output LOW	LS257A LS258A			16 14	mA mA			
	Total, Output 3-State				19	mA			

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, Data to Output		12 12	18 18	ns	Fig. 1, 2	C _L = 45 pF
^t PLH ^t PHL	Propagation Delay, Select to Output		14 14	21 21	ns	Fig. 1, 2	C _L = 45 pF
tPZH	Output Enable Time to HIGH Level		20	30	ns	Figs. 4, 5	C _L = 45 pF
tPZL	Output Enable Time to LOW Level		20	30	ns	Figs. 3, 5	$R_L = 667 \Omega$
[†] PLZ	Output Disable Time to LOW Level		16	25	ns	Figs. 3, 5	$C_L = 5.0 pF$
^t PHZ	Output Disable Time from HIGH Level		18	30	ns	Figs. 4, 5	$R_L = 667 \Omega$



DESCRIPTION — The SN54LS/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT **AVAILABLE**
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR


PIN NAMES	6	LOADING (Note a)		
		HIGH	LOW	
$\begin{array}{c} A_0, A_1, A_2 \\ \frac{D}{E} \\ \overline{C} \\ Q_0 \text{ to } Q_7 \end{array}$	Address Inputs Data Input Enable (Active LOW) Input Clear (Active LOW) Input Parallel Latch Outputs (Note b)	0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 5(2.5) U.L.	


- b. The Output LOW drive factor is 2.5 U.f. of Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54LS259 SN74LS259

8-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY





FUNCTIONAL DESCRIPTION — The SN54LS/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54LS/74LS259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

MODE SELECTION

TRUTH TABLE
PRESENT OUTPUT STATES

Ē	c	MODE
L	Н	Addressable Latch
Н	н	Memory
L	L	Active HIGH Eight-Channel
1		Demultiplexer
Н	L	Clear

C								,	MESER	11 0011	01 31	AILS			
L	c	Ē	D	A ₀	A ₁	A ₂	a_0	Q_1	Q_2	Q3	Q4	Q_5	Q ₆	Q7	MODE
L L H L L L	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L	Clear
L L L H L L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L L H H L L L L L L L L L L H H H X X X X Q _{N-1} H I I L L L Q _{N-1} Q _{N-1} H L H L L L Q _{N-1} Q _{N-1} H L H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} L Q _{N-1}	L	L	Н	L	L	L	н	L	L	L	L	L	L	L	
	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
H H X X X X Q _{N-1} —	L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
H H X X X X Q _{N-1} —	•	•	٠		•		1			•					
H H X X X X Q _{N-1} —	•	•	•		•					•					
H H X X X X Q _{N-1} —	•	•	•		•					•					
H H X X X X Q _{N-1} —	•	•	•		•					•					
H H X X X X Q _{N-1} —	•	•	٠		•					•					
H I I L L L H C QN-1 QN-1 QN-1 Addressable Latch Addressable Latch Addressable Latch	L	L	Н	Н	Н	Н	L	L	L	L	L_	L	L	Н	
H L H L L L H QN-1 QN-1 Latch H L H L L L L QN-1 L QN-1 H L H H L L L L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 L	Н	Н	Х	Х	Χ	Χ	Q_{N-1}								Memory
H L H L L L H QN-1 QN-1 Latch H L H L L L L QN-1 L QN-1 H L H H L L L L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 ON-1 L QN-1 L	Н	ī	ī	L	L	L	L	Q _N -1	QNI-1	QN-1				-	Addressable
H L L H L L Q _{N-1} L Q _{N-1} H L H H L L Q _{N-1} H Q _{N-1}	lH.	L	Н	L	L	L	Н								
H L H H L L Q _{N-1} H Q _{N-1}	Н	L	L	Н	L	L	QN-1								
· · · · · · · · · · · · · · · · · · ·	Н	L	Н	Н	L	L									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		•	•		•					•					l
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		•	•		•					•					
	•	•	•		•		1			•					
• • • • • • • • • • • • • • • • • •	•	•	•		•					•					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	•	•		•					•					
[H L H H H H Q _{N-1} → Q _{N-1} H		L	L		Н	Н	Q _{N-1}						Q _{N-1}	L	
	Н	L	Н	Н	Н	Н	Q_{N-1}						Q_{N-1}	Н	1

$$\begin{split} & X = Don't \ Care \ Condition \\ & L = LOW \ Voltage \ Level \\ & H = HIGH \ Voltage \ Level \\ & Q_{N-1} = Previous \ Output \ State \end{split}$$

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1651	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
V _{IL}		54			0.7	.,		put LOW Voltage for	
	Input LOW Voltage	74			0.8	V	All Inputs	All Inputs	
V _{IK}	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
		54	2.5	3.5		٧		$o_H = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Trut	h Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	$V_{IN} = V_{IL}$ or V_{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	∕ _{IN} = 2.7 ∨	
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	/IN = 7.0 V	
IIL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V	/IN = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current			36	mA	V _{CC} = MAX			

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
^t PLH	Turn-Off Delay, Enable to Output		22	35	ns	
^t PHL	Turn-On Delay, Enable to Output		15	24	ns	
^t PLH	Turn-Off Delay, Data to Output		20	32	ns	
^t PHL	Turn-On Delay, Data to Output		13	21	ns	C _I = 15 pF
^t PLH	Turn-Off Delay, Address to Output		24	38	ns	
^t PHL	Turn-On Delay, Address to Output		18	29	ns	
^t PHL	Turn-On Delay, Clear to Output		17	27	ns	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	DADAMETED		LIMITS		UNITS	
SYMBOL	PARAMETER	MIN	TYP	MAX	ONITS	
t _S	Input Setup Time	20			ns	
tw	Pulse Width, Clear or Enable	15			ns	
th	Hold Time, Data	5.0			ns	
th	Hold Time, Address	20			ns	

AC WAVEFORMS

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH



OTHER CONDITIONS: T = H, A = STABLE

Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT





Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE



OTHER CONDITIONS: C = H, A = STABLE

Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT





Fig. 6 SETUP TIME, ADDRESS TO ENABLE (SEE NOTES 1 AND 2)




OTHER CONDITIONS: $\overline{C} = H$

NOTES:

- 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS260 SN74LS260

DUAL 5-INPUT NOR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	1531 0	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			08	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	VCC = MIN, IIN	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH
VOН	Output High Voltage	74	2.7	3.5		٧	or V _{IL} per Truth	Table
.,	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,
V _{OL}		74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
IH	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V
կլ	Input LOW Current				-04	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW	The state of the s			4.0 5.5	mA	V _{CC} = MAX	
	Total, Output LOW	L		3.5		1 55		

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	N TYP MAX UNITS TEST CONDI		TEST CONDITIONS		
^t PLH	Turn Off Delay, Input to Output		5.0	15	ns	$V_{CC} = 5.0 \text{ V}$	
[†] PHL	Turn On Delay, Input to Output		6.0	15	ns	C _L = 15 pF	



Vcc 14 13 12 11 10 9 8

TRUTH TABLE

11	IN						
Α	Z						
L	L	н					
L	н	L					
н	L	L					
н	н	н					

SN54LS266 SN74LS266

QUAD 2-INPUT EXCLUSIVE NOR GATE

LOW POWER SCHOTTKY

*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VoH	Output Voltage — High	54,74	}		5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETEN	l	MIN	TYP	MAX	UNITS	1531	CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					40	μΑ	$V_{CC} = MAX, V$	$I_{1N} = 2.7 \text{ V}$	
¹IH	Input HIGH Current				0.2	mA	$V_{CC} = MAX, V$	1 _N = 7.0 V	
կլ	Input LOW Current				-0.8	mA	V _{CC} = MAX, V	'IN = 0.4 V	
lcc	Power Supply Current				13	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			LINITO	CONDITIONS	
		MIN	TYP	MAX	UNITS	CONDITIONS	
tPLH tPHL	Propagation Delay, Other Input LOW		18 18	30 30	ns	V _{CC} = 5.0 V	
tPLH tPHL	Propagation Delay, Other Input HIGH		18 18	30 30	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	



DESCRIPTION — The SN54LS/74LS273 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.

- 8-BIT HIGH SPEED REGISTER
- PARALLEL REGISTER
- COMMON CLOCK AND MASTER RESET
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS273 SN74LS273

8-BIT REGISTER WITH CLEAR

LOW POWER SCHOTTKY

PIN NAM	ES	LOADING (Note a)			
		HIGH	LOW		
CP D _O -D ₇ MR Q _O -Q ₇	Clock (Active HIGH Going Edge) Input Data Inputs Master Reset (Active LOW) Input Register Outputs (Note b)	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5(2.5) U.L.		

NOTES.

a. 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1.6 mA LOW

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


TRUTH TABLE


MR CP		D _X	Qx	
L	Х	Х	L	
Н		н	н	
н		L	L	

H = High Logic Level

L = Low Logic Level

X = Immaterial





 $\textbf{FUNCTIONAL DESCRIPTION} \ -\ \text{The SN54LS/74LS273} \ \text{is an 8-Bit Parallel Register with a common Clock and common Master Reset.}$

When the $\overline{\text{MR}}$ input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVARDOL	242445752		LIMITS			LINUTO	TEST SOURITIONS	
SYMBOL	PARAMETER	(MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage f All Inputs	
		54			0.7	.,	1	put LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage	je		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
		54	2.5	3.5		٧	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V	
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table	h Table
	_	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	$V_{IN} = V_{IL}$ or V_{IH} per Truth Table
	Input HIGH Current				20	μΑ	V _{CC} = MAX, V	'IN = 2.7 V
lн					0.1	mA	V _{CC} = MAX, V	'IN = 7.0 V
l _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				27	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Input Clock Frequency	30	40		MHz	Fig. 1
[†] PHL	Propagation Delay, MR to Q Output		18	27	ns	Fig. 2
^t PLH ^t PHL	Propagation Delay, Clock to Output		17 18	27 27	ns	Fig. 1


AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _w	Pulse Width, Clock or Clear	20			ns	Fig. 1
t _s	Data Setup Time	20			ns	Fig. 1
th	Hold Time	5.0			ns	Fig. 1
t _{rec}	Recovery Time	25			ns	Fig. 2

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME






Fig. 2

Fig. 1


DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

 $HOLD\ TIME\ (t_h)-is\ defined\ as\ the\ minimum\ time\ following\ the\ clock\ transition\ from\ LOW-to-HIGH\ that\ the\ logic\ level\ must\ be\ maintained\ at\ the\ input\ in\ order\ to\ ensure\ continued\ recognition.\ A\ negative\ HOLD\ TIME\ indicates\ that\ the\ correct\ logic\ level\ may\ be\ released\ prior\ to\ the\ clock\ transition\ from\ LOW-to-HIGH\ and\ still\ be\ recognized.$

RECOVERY TIME (t_{FeC}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

SN54LS279 SN74LS279 TRUTH TABLE INPUTS OUTPUT

QUAD SET-RESET LATCH

LOW POWER SCHOTTKY

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ОН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

s̄₂

H L

H L

(Q)

h H

No Change

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	Input LOW Voltage				0.7	.,		put LOW Voltage for	
VIL	Input LOVV Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		٧		$_{H} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	n Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	IN = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	/IN = 7.0 V	
IIL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				7.0	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

			LIMITS					
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, \$\overline{S}\$ to Output		12 13	22 21	ns	V _{CC} = 5.0 V		
tPHL	Propagation Delay, R to Output		15	27	ns	C _L = 15 pF		



DESCRIPTION — The SN54LS/74LS280 is a Universal 9-Bit Parity Generator/Checker. It features odd/even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded.

The LS280 is designed without the expander input implementation, but the corresponding function is provided by an input at Pin 4 and the absence of any connection at Pin 3. This design permits the LS280 to be substituted for the LS180 which results in improved performance. The LS280 has buffered inputs to lower the drive requirements to one LS unit load.

- GENERATES EITHER ODD OF EVEN PARITY FOR NINE DATA LINES
- TYPICAL DATA-TO-OUTPUT DELAY OF ONLY 33 ns
- CASCADABLE FOR n-BITS
- CAN BE USED TO UPGRADE SYSTEMS USING MSI PARITY CIRCUITS
- TYPICAL POWER DISSIPATION = 80 mW

FUNCTON TABLE


NUMBER OF INPUTS A	OUTPUTS				
THRU 1 THAT ARE HIGH	ΣEVEN	Σ ODD			
0, 2, 4, 6, 8	н	L			
1, 3, 5, 7, 9	L	Н			


H = high level, L = low level

SN54LS280 SN74LS280

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

LOW POWER SCHOTTKY





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS	i	UNITS	TEST CONDITIONS		
STIVIBOL	FARAIVIETER		MIN	TYP	MAX	UNITS	1231		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	54				0.7	.,	Guaranteed Input LOW Voltage for All Inputs		
V _{IL} Input LOW Voltage	74			0.8	V				
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
Vон	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	h Table	
		54,74		0.25	0.4	V		V _{CC} = V _{CC} MIN,	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V	
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	/ _{IN} = 7.0 V	
1 _{IL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				27	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMAROL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH Propagation Delay, Data to Output tPHL ΣEVEN			33 29	50 45	ns	C _I = 15 pF
tPLH tPHL	Propagation Delay, Data to Output ΣODD		23 31	35 50	ns	



DESCRIPTION — The SN54LS/74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words $(A_1-A_4,\,B_1-B_4)$ and a Carry Input (C0). It generates the binary Sum outputs ($\Sigma_1 - \Sigma_4$) and the Carry Output (C₄) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).

SN54LS283 SN74LS283


4-BIT BINARY FULL ADDER WITH FAST CARRY


LOW POWER SCHOTTKY

PIN NAMES


PIN NAMES		LOADIN	LOADING (Note a)					
		HIGH	LOW					
$A_1 - A_4$ $B_1 - B_4$ C_0 $\Sigma_1 - \Sigma_4$ C_4	Operand A Inputs Operand B Inputs Carry Input Sum Outputs (Note b) Carry Output (Note b)	1.0 U.L. 1.0 U.L. 0.5 U.L. 10 U.L. 10 U.L.	0.5 U.L. 0.5 U.L. 0.25 U.L. 5(2.5) U.L. 5(2.5) U.L.					

- a 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges





CONNECTION DIAGRAM



NOTES: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ($\Sigma_1 - \Sigma_4$) and outgoing carry (C₄) outputs.

$$C_0+(A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4)=\ \Sigma_1+2\ \Sigma_2+4\ \Sigma_3+8\ \Sigma_4+16C_4$$
 Where: (+) = plus

Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

	CO	A ₁	Α2	Аз	Α4	B ₁	В2	Вз	В4	Σ1	Σ_2	Σз	Σ4	C4	
logic levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9=19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus Co, A1, B1, can be arbitrarily assigned to pins

FUNCTIONAL TRUTH TABLE

C (n-1)	An	B _n	Σ_{n}	Cn
L) L	L	L	L
L	L	н	н	L
L	Н	L	н	L
L	н	н	L	н
Н	L	L	Н	L
H	L	н	L	н '
Н	н	L	L	Н
н	ļН	Н	Н	н

 $\ensuremath{\text{C}_1} - \ensuremath{\text{C}_3}$ are generated internally $\ensuremath{\text{C}_0}$ is an external input

C4 is an output generated internally

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
lOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETE	ĸ	MIN	TYP	MAX	UNITS	1631	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		٧	$V_{CC} = MIN, I_{C}$	$_{OH} = MAX, V_{IN} = V_{IH}$	
Vон	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
		co			20	μΑ	V _{CC} = MAX, V	/m = 2.7 V	
ін	Input HIGH Current	Any A or B			40	μΑ	VCC - WAX, V	11N — 2.7 V	
1111	I I pat marroant	c ₀			0.1	mA	V _{CC} = MAX, V	/w = 70 V	
		Any A or B			0.2	mA		11N — 7.0 V	
il.	Input LOW Current	c ₀			-0.4	mA	Voc = MAX V	/IN = 0.4 V	
'IL	Impat LOVY Current	Any A or B			-0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
	Power Supply Current								
cc	Total, Output HIGH				34	mA	Vec - MAY		
	Total, Output LOW				39		$V_{CC} = MAX$		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMPOL	PARAMETER	LIMITS			UNITS	CONDITIONS
SYMBOL		MIN	TYP	MAX	UNITS	CONDITIONS
^t PLH ^t PHL	Propagation Delay, C_0 Input to Any Σ Output		16 15	24 24	ns	
^t PLH ^t PHL	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	$C_{l} = 15 pF$
^t PLH ^t PHL	Propagation Delay, Co Input to C4 Output		11 11	17 22	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay, Any A or B Input to C ₄ Output		11 12	17 17	ns	

AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS290 and SN54LS/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to $\overline{\mathbb{CP}}$) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).


- CORNER POWER PIN VERSIONS OF THE LS90 and LS93
- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


SN54LS/74LS290 SN54LS/74LS293

DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY

LOGIC SYMBOL







PIN NAMES LOADING (Note a) HIGH LOW CPo Clock (Active LOW going edge) Input to 0.05 U.L. 1.5 U.L. ÷2 Section. CP₁ Clock (Active LOW going edge) Input to 0.05 U.L. 2.0 U.L. ÷5 Section (LS290). CP₁ Clock (Active LOW going edge) Input to 0.05 U.L. 1.0 U.L. ÷8 Section (LS293). MR₁, MR₂ 0.5 U.L. Master Reset (Clear) Inputs 0.25 U.L. MS₁, MS₂ Master Set (Preset-9, LS290) Inputs 0.5 U.L. 0.25 U.L. Q_0 Output from ÷2 Section (Notes b & c) 10 U.L. 5(2.5) U.L. Q_1 , Q_2 , Q_3 Outputs from ÷5 & ÷8 Sections (Note b) 10 U.L. 5(2.5) U.L.

NOTES

- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1 6 mA LOW
- b The Output LOW drive factor is 2 5 U L for Military (54) and 5 U L. for Commercial (74) Temperature Ranges.
- c The Q₀ Outputs are guaranteed to drive the full fan-out plus the $\overline{\text{CP}}_1$ Input of the device.





FUNCTIONAL DESCRIPTION — The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q_0 output of each device is designed and specified to drive the rated fan-out plus the $\overline{\text{CP}}_1$ input of the device.

A gated AND asynchronous Master Reset ($MR_1 \cdot MR_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ($MS_1 \cdot MS_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

- A. BCD Decade (8421) Counter the $\overline{\text{CP}}_1$ input must be externally connected to the Q_0 output. The $\overline{\text{CP}}_0$ input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function $(\overline{\mathsf{CP}}_0)$ as the input and Q_0 as the output). The $\overline{\mathsf{CP}}_1$ input is used to obtain binary divide-by-five operation at the Q_3 output.

LS293

- A. 4-Bit Ripple Counter The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous division of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input $\overline{\text{CP}}_1$. Simultaneous frequency divisions of 2, 4, and 8 are available at the Ω_1 , Ω_2 , and Ω_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION

RI	SET/SI	ET INP		OUT	PUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q_0	Ω ₁	02	α3	
Н	Н	L	X	L	L	L	L	
н	н	X	L	L	L	L	L	
X	X	н	Н	н	L	L	Н	
L	X	L	х		Co	unt		
×	L	×	L	Count				
L	×	×	L	Count				
X	L	L	x	[[Co	unt		

LS293 MODE SELECTION

	SET UTS	OUTPUTS					
MR ₁	MR ₂	a_0 a_1 a_2 a_3					
Н	Н	LLLL					
L	н		Cou	ınt			
Н	L	Count					
L	L		Cou	ınt			

LS290 BCD COUNT SEQUENCE

COUNT		OUT	PUT	
COON	Q_0	Q_1	Q_2	σ^3
0	L	L	L	L
1 1	ŢΗ	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	Ļ	Н	L
6	L	Н	Н	L
7	Н	Н	н	L
8	L	L	L	н
9	Н	L	L	н

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

TRUTH TABLE

COUNT		OUT	PUT	
COONT	α 0	α ₁	a_2	σ^3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	н	L	н	Н
14	L	Н	Н	Н
15	Н	н	н	н

Note: Output \mathbf{Q}_0 connected to input \mathbf{CP}_1 .

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST C	ONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1531 C		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
VОН	Output man voltage	74	2.7	3.5		V	or V _{IL} per Truth	Table	
		54,74		0.25	0.4	٧	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_1$	N = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _I	N = 7.0 V	
ΊL	Input LOW Current MS, MR CPO CP1 (LS290) CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				15	mA	V _{CC} = MAX		


AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF

				LIM	ITS				
SYMBOL	PARAMETER	LS290				LS293		UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	CPO Input Clock Frequency	32			32			MHz	
fMAX	CP ₁ Input Clock Frequency	16			16			MHz	
tPLH tPHL	Propagation Delay, CP ₀ Input to Q ₀ Output		10 12	16 18		10 12	16 18	ns	
tPLH tPHL	CP ₀ Input to Q ₃ Output		32 34	48 50		46 46	70 70	ns	
^t PLH ^t PHL	CP ₁ Input to Q ₁ Output		10 14	16 21		10 14	16 21	ns	
tPLH tPHL	CP ₁ Input to Q ₂ Output		21 23	32 35		21 23	32 35	ns	
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		21 23	32 35		34 34	51 51	ns	
^t PHL	MS Input to Q ₀ and Q ₃ Outputs		20	30				ns	
tPHL	MS Input to Q ₁ and Q ₂ Outputs		26	40				ns	
^t PHL	MR Input to Any Output		26	40		26	40	ns	


AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL			LIMITS					
	PARAMETER	LS	LS290		293	UNITS		
		MIN	MAX	MIN	MAX			
tw	CPO Pulse Width	15		15		ns		
W	CP₁ Pulse Width	30		30		ns		
W	MS Pulse Width	15				ns		
W	MR Pulse Width	15		15		ns		
t _{rec}	Recovery Time MR to CP	25		25		ns		

RECOVERY TIME $\{t_{rec}\}$ is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.



^{*}The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.





DESCRIPTION — The SN54LS/74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES	3	LOADING (Note a)		
		HIGH	LOW	
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.	
$D_{\mathbf{S}}$	Serial Data Input	0.5 U.L.	0.25 U.L.	
P0-P3	Parallel Data Input	0.5 U.L.	0.25 U.L.	
EO CP	Output Enable Input	0.5 U.L.	0.25 U.L.	
CP	Clock Pulse (Active LOW Going	0.5 U.L.	0.25 U.L.	
	Edge) Input			
Q0—Q3	3-State Outputs (Note b)	10(25) U.L.	5(2.5) U.L.	

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

SN54LS295A SN74LS295A

4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

NOT

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data (DS) and four Parallel Data (P0-P3) inputs and four parallel 3-State output buffers (Q0-Q3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P0-P3) into the register synchronous with the HIGH to LOW transition of the Clock (CP). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the DS input to register Q0, and shifts data from Q0 to Q1, Q1 to Q2 and Q2 to Q3. The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (E $_0$). When the E $_0$ is HIGH, the four register outputs appear at the Q $_0$ —Q $_3$ outputs. When E $_0$ is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the E $_0$ input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

MODE SELECT - TRUTH TABLE

00504711104005		INP	UTS		OUTPUTS*			
OPERATING MODE	PE	CP	DS	Pn	₫0	Q 1	a_2	σ^3
Shift Right	1	٦.	ı	×	L	q ₀	91	q ₂
	ı	7L	h	×	н	90	91	q ₂
Parallel Load	h	٦	x	Pn	P ₀	P ₁	P ₂	p ₃

^{*}The indicated data appears at the Q outputs when E_Q is HIGH. When E_Q is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

L = LOW Voltage Levels

H = HIGH Voltage Levels

X = Don't Care

 $p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DARAMETER		LIMITS			LINUTC	TEST COMPITIONS	
SYMBOL	PARAMETER	(MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VıH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			07	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2 5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
l	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
lН	input riidri Current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
lir.	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
	Power Supply Current			İ			V _{CC} = MAX, E _O = 4 5 V, $\overline{\text{CP}}$ momentary 3.0 V, then GND	
lcc	Total, Output HIGH	Total, Output HIGH			29	mA	$V_{CC} = MAX, E_{O} = GND, \overline{CP} = GND$	
	Total, Output LOW				33	1 '''^	ACC - INIMA' EO - GIND' CE - GIND	

AC CHARACTERISTICS: $T_A = 25^{\circ}C$

CVAADOL	DADAMETER		LIMITS			TEGT COMPITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz		
tPLH tPHL	Propagation Delay Clock to Output		14 19	20 30	ns	0 45 5	
^t PZH	Output Enable Time to HIGH LEVEL		18	26	ns	$C_L = 15 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$	
[†] PZL	Output Enable Time to LOW Level		20	30	ns		
[†] PLZ	Output Disable Time from LOW Level		13	20	ns	$C_{L} = 5.0~\mathrm{pF}$	
^t PHZ	Output Disable Time from HIGH Level		13	20	ns		

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width	16			ns	V	
ts	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$	
th	Data Hold Time	0			ns	C _L = 15 pF	


DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.


AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is D_S for PE = LOW and P_n for PE = HIGH.

Fig. 1





DESCRIPTION — The SN54LS/74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

- SELECT FROM TWO DATA SOURCES
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS298 SN74LS298


QUAD 2-INPUT MULTIPLEXER WITH STORAGE


LOW POWER SCHOTTKY

PIN NAME	PIN NAMES		LOADING (Note a)			
		HIGH	LOW			
S	Common Select Input	0.5 U.L.	0.25 U.L.			
СP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.			
10a-10d	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.			
l _{1a} —l _{1d}	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.			
$Q_a - Q_d$	Register Outputs (Note b)	10 U.L.	5(2.5) U.L.			

NOTES:

- a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.






LOGIC SYMBOL

V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input ($\overline{\text{CP}}$). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

TRUTH TABLE

	INPUTS					
S	lo	Q				
1	1	Х	L			
1	h	X	Н			
h	X		L			
h	X	h	Н			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition.

 $\mathbf{h} = \, \mathbf{HIGH} \, \mathbf{Voltage} \, \mathbf{Level}$ one setup time prior to the

HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

COMINI	ELD OI EIGHING INNIGEO					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	;		-0.65	-1.5	٧	VCC = MIN, III	V _{CC} = MIN, I _{IN} = -18 mA	
.,	54	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	h Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, V	/ _{IN} = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	_{IN} = 7.0 V	
IIL	Input LOW Current				-0.4	mA	VCC = MAX, V	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current	Power Supply Current			21	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Propagation Delay,		18	27	ns	$V_{CC} = 5.0 V$
^t PHL	Clock to Output		21	32	ns	C _L = 15 pF

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


CVMPOL	PARAMETER		LIMITS			TEST CONDITIONS	
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width	20			ns		
t _S	Data Setup Time	15			ns	V	
ts	Select Setup Time	25			ns	$V_{CC} = 5.0 V$	
th	Data Hold Time	5.0			ns		
th	Select Hold Time	0					


DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

AC WAVEFORMS





*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2



DESCRIPTION - The SN54LS/74LS299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible; hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q_O and Q₇ to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, LOAD AND STORE
- SEPARATE SHIFT RIGHT SERIAL INPUT AND SHIFT LEFT SERIAL INPUT FOR EASY CASCADING
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **FEFFCTS**


PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
CP	Clock Pulse (active positive-going edge)		
	Input	0.5 U.L.	0.25 U.L.
DS ₀	Serial Data Input for Right Shift	0.5 U.L.	0.25 U.L.
DS ₇	Serial Data Input for Left Shift	0.5 U.L.	0.25 U.L.
I/On	Parallel Data Input or	0.5 U.L.	0.25 U.L.
1/On	Parallel Output (3-State) (Note c)	65(25) U.L.	15(7.5) U.L.
OE ₁ , OE ₂	3-State Output Enable (active LOW) Inputs	0.5 U.L.	0.25 U.L.
Q ₀ , Q ₇	Serial Outputs (Note b)	10 U.L.	5(2.5) U.L.
MR	Asynchronous Master Reset		
	(active LOW) Input	0.5 U.L.	0.25 U.L.
S ₀ , S ₁	Mode Select Inputs	1 U.L.	0.5 U.L.
NOTES			


- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74), The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

SN54LS299 SN74LS299

8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY





GUARANTEED OPERATING RANGES

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	Ω ₀ , Ω ₇	54,74			-0.4	mA
lOL	Output Current — Low	Q ₀ , Q ₇ Q ₀ , Q ₇	54 74			4.0 8.0	mA
ЮН	Output Current — High	1/0 ₀ —1/0 ₇ 1/0 ₀ —1/0 ₇	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	1/0 ₀ —1/0 ₇ 1/0 ₀ —1/0 ₇	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	≣R	MIN	LIMITS	MAX	UNITS	TEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
VIL	Input LOW Voltage	54 74			0.7	٧	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I ₁	N = -18 mA
/он	Output HIGH Voltage	54	2.4	3.2		٧	V _{CC} = MIN, I _C	NI = MAY
'ОН	1/00—1/07	74	2.4	3.1		٧	VCC - WIIV, IC	DH - MAX
'он	Output HIGH Voltage	54	2.5	3.4		٧	V _{CC} = MIN, I _{OH} = MAX	
	Ω ₀ , Ω ₇	74	2.7	3.4		V	100 1111111	л « ·
	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 12 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	1/00—1/07	74		0.35	0.5	٧	$I_{OL} = 24 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
.,	Output LOW Voltage	54,74			0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Q ₀ —Q ₇	74			0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
^I OZH	Output Off Current HIG	Н			40	μΑ	V _{CC} = MAX, V	OUT = 2.4 V
lozL	Output Off Current LOV I/O ₀ —I/O ₇	V			-400	μΑ	V _{CC} = MAX, V	OUT = 0.4 V
		Others			20	μΑ		
lıн	Input HIGH Current	S ₀ , S ₁ , I/O ₀ —I/O ₇			40	μΑ	$V_{CC} = MAX, V$	$I_{1N} = 2.7 \text{ V}$
.11.1	, , , , , , , , , , , , , , , , , , ,	Others			0.1	mA	V _{CC} = MAX, \	/m = 70 V
		S ₀ , S ₁			0.2	mA	1000 101700	
		1/00-1/07			0.1	mA	$V_{CC} = MAX, V$	/ _{IN} = 5.5 V
ll L	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, \	/IN = 0.4 V
·1L	mpar zorr ourront	S ₀ , S ₁			-0.8	mA	- VCC - IVIAA, VJN - 0.4 V	
los	Short Circuit Current	Q ₀ , Q ₇	-20		-100	mA	V _{CC} = MAX	
		1/00—1/07	-30		-130	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				53	mA	$V_{CC} = MAX$	

FUNCTION TABLE

			INP	JTS				RESPONSE
MR	S ₁	So	ŌĒ1	ŌĒ ₂	СР	DS ₀	DS ₇	
L	Х	Х	Н	Х	Х	Х	×	Asynchronous Reset: Q ₀ = Q ₇ = LOW
L	X	X	X	н	X	X	X	I/O Voltage Undetermined
L	н	н	Х	Х	x	X	Х	1/O Voltage Oridetermined
L	L	X	L	L	X	Х	Х	Asynchronous Reset; Q ₀ = Q ₇ = LOW
L	X	L	L	L	×	X	×	I/O Voltage LOW
X	L	Н	X	Х	7	D	Х	Shift Right; D→Q ₀ ; Q ₀ →Q ₁ ; etc.
н	L	н	Ł	L	~	D	×	Shift Right; D→Q ₀ & I/O ₀ ; Q ₀ →Q ₁ & I/O ₁ ; etc.
Н	Н	L	×	.X	5	Х	D	Shift Left; D→Q ₇ ; Q ₇ →Q ₆ ; etc.
н	н	L	L	L		Х	D	Shift Left; D→Q ₇ & I/O ₇ ; Q ₇ →Q ₆ & I/O ₆ ; etc.
Н	H	Н	Х	Х	7	Х	X	Parallel Load; I/O _n →Q _n
Н	L	L	H	X	Х	X	X	Hold: I/O Voltage undetermined
н	L	L	X	н	×	×	×	Floid. I/O Voltage undetermined
Н	L	L	L	L	Х	Х	Х	Hold: $I/O_n = Q_n$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETER		LIMITS		LINUTO	TEST COMPLETIONS	
SYMBOL	PARAMETER	MIN	MIN TYP		UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	35		MHz		
^t PHL ^t PLH	Propagation Delay, Clock to Q ₀ or Q ₇		26 22	39 33	ns	$C_{ m I}=15~ m pF$	
^t PHL	Propagation Delay, Clear to Q ₀ or Q ₇		27	40	ns	-	
tphl tplh	Propagation Delay, Clock to I/O ₀ — I/O ₇		26 17	39 25	ns	C _I = 45 pF,	
^t PHL	Propagation Delay, Clear to I/O ₀ — I/O ₇		26	40	ns	$R_1=667~\Omega$	
^t PZH ^t PZL	Output Enable Time		13 19	21 30	ns	,	
^t PHZ ^t PLZ	Output Disable Time		10 10	15 15	ns	$C_L = 5.0 \text{ pF}$	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETER		LIMITS		LINUTO	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width HIGH	30			ns			
tW	Clock Pulse Width LOW	10			ns			
tw	Clock Pulse Width LOW	20			ns			
t _S	Data Setup Time	20			ns	V _{CC} = 5.0 V		
ts	Select Setup Time	35			ns	VCC = 3.0 V		
th	Data Hold Time	0			ns			
th	Select Hold Time	10			ns			
t _{rec}	Recovery Time	20			ns			

DEFINITION OF TERMS:

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.




DESCRIPTION — These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either D0 or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the S/\overline{P} inputs low. This places the three-state input/output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the Q_A flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.


- MULTIPLEXED INPUTS/OUTPUTS PROVIDE IMPROVED BIT DENSITY
- SIGN EXTEND FUNCTION
- DIRECT OVERRIDING CLEAR
- 3-STATE OUTPUTS DRIVE BUS LINES DIRECTLY

SN54LS322A SN74LS322A

8-BIT SHIFT REGISTERS WITH SIGN EXTEND

LOW POWER SCHOTTKY





GUARANTEED OPERATING RANGES

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	QH'	54,74			-0.4	mA
lor	Output Current — Low	QH' QH'	54 74			4.0 8.0	mA
ЮН	Output Current — High	Q _A —Q _H Q _A —Q _H	54 74			-1.0 -2.6	mA
lor	Output Current — Low	Q _А —Q _Н Q _А —Q _Н	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMET	rep		LIMITS		UNITS	TEST	CONDITIONS	
STANDOL	TANAME	L-11	MIN	TYP	MAX	ONTO	1201		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
A.C.	1	54			0.7	V	1	put LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	v	All Inputs		
VIK	Input Clamp Diode Vol	tage		-0.65	-1.5	V	V _{CC} = MIN, III	N = −18 mA	
⁄он	Output HIGH Voltage 5		2.4	3.2		V	$V_{CC} = MIN, I_C$	u = MAX	
	QA-QH	74	2.4	3.2		V	TCC MINN, IGH MIN ST		
'он	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{CC}$	$M = M\Delta X$	
	QH'	74	2.7	3.4		V		DH — IMPOX	
;	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,	
VOL	QA-QH	74		0.35	0.5	V	I _{OL} = 24 mA	4 mA VIN = VIL or VIH per Truth Table	
	Output LOW Voltage	54,74			0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Q _H ′	74			0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh.	Output Off Current HIG Qд-Q _H			40	μΑ	V _{CC} = MAX, \	OUT = 2.4 V		
lozL	Output Off Current LO Qд-QH	W			-400	μΑ	V _{CC} = MAX, V	OUT = 0.4 V	
		Other			20	μΑ			
		A-H, Data Select			40	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V	
ΊΗ	Input HIGH Current	Sign Extend			60	μΑ]		
		Other			0.1	mA			
		Data Select			0.2	mA	$V_{CC} = MAX, V$	$I_{1N} = 7.0 \text{ V}$	
		Sign Extend			0.3	mA			
		A-H			0.1	mA	$V_{CC} = MAX, V$	/ _{IN} = 5.5 V	
		Other			-0.4	mA			
IIL	Input LOW Current	Data Select			-0.8	mA	$\int V_{CC} = MAX, V$	$I_{1N} = 0.4 \text{ V}$	
	Sign	Sign Extend			-1.2	mA			
los	Short Circuit Current	QH'	-20		-100	mA	$V_{CC} = MAX$		
	Zinit Gindan Gulfont	Q _A -Q _H	-30		-130	mA	$V_{CC} = MAX$		
lcc	Power Supply Current				60	mA	$V_{CC} = MAX$		

FUNCTION TABLE

				INPUTS				- 11	NPUTS/	OUTPUT	S	OUTPUT
OPERATION	CLEAR	REGISTER ENABLE	S/P	SIGN EXTEND	DATA SELECT	OUTPUT ENABLE	CLOCK	A/Q _A	B/QB	c/a _c	н/он	
Clear	L	Н	Х	×	Х	L	X	L	L	L	L	L
	L	×	н	×	X	L	х	L	L	L	L	L
Hold	Н	Н	Х	×	X	L	X	Q _A 0	Q _{B0}	QC0	QHO	₫H0
Shift Right	Н	L	Н	н	L	L	1	D0	QAn	QBn	QGn	QGn
Sint Right	н	L	н	н	н	L	↑	D1	Q_{An}	QBn	α_{Gn}	QGn
Sign Extend	H	٦	Н	L	X	L	1	Q _{An}	Q_{An}	QBn	Q_{Gn}	Q_{Gn}
Load	Н	L	L	х	Х	х	1	а	b	С	ħ	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)

 ↑ = transition from low to high level
- $\Omega_{A0}\dots\Omega_{H0}$ = the level of Ω_A through Ω_H , respectively, before the indicated steady-state conditions were established $\Omega_{An}\dots\Omega_{Hn}$ = the level of Ω_A through Ω_H , respectively, before the most recent \uparrow transition of the clock D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively

- a . . . h = the level of steady-state inputs at inputs A through H respectively

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

CVAADOL	DADAMETER		LIMITS		LINUTC	TEST COMPLETIONS	
SYMBOL	PARAMETER	MIN	MIN TYP MAX		UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	35		MHz		
^t PHL ^t PLH	Propagation Delay, Clock to QH'		26 22	35 33	ns	$C_L = 15 \text{ pF}$	
^t PHL	Propagation Delay, Clear to QH'		27	35	ns		
^t PHL ^t PLH	Propagation Delay, Clock to Q _A -Q _H		22 16	33 25	ns		
^t PHL	Propagation Delay, Clear to Q _A -Q _H		22	35	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$	
[†] PZH [†] PZL	Output Enable Time		15 15	35 35	ns		
[†] PHZ [†] PLZ	Output Disable Time		15 15	25 25	ns	$C_L = 5.0 \text{ pF}$	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMADOL	DADAMETED		LIMITS		LINITC	TEST CONDITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tW	Clock Pulse Width HIGH	30			ns				
tW	Clock Pulse Width LOW	10			ns				
tW	Clear Pulse Width LOW	20			ns				
t _S	Data Setup Time	20			ns	V = F 0 V			
t _S	Select Setup Time	10			ns	$V_{CC} = 5.0 V$			
th	Data Hold Time	0			ns				
th	Select Hold Time	10			ns]			
t _{rec}	Recovery Time	20			ns				

DEFINITION OF TERMS:

SETUP TIME ts is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME th is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME trec is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.



DESCRIPTION — The SN54LS/74LS323 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Its function is similar to the SN54LS/74LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Ω_0 and Ω_7 to allow easy cascading.

Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

- COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, PARALLEL LOAD AND STORE
- \bullet SEPARATE CONTINUOUS INPUTS AND OUTPUTS FROM $\ensuremath{\sigma_0}$ AND $\ensuremath{\sigma_7}$ ALLOW EASY CASCADING
- FULLY SYNCHRONOUS RESET
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION FFFFCTS

PIN NAME	s	LOADING	G (Note a)
		HIGH	LOW
СР	Clock Pulse (active positive-going edge) Input	0.5 U.L.	0.25 U.L.
DS _O	Serial Data Input For Right Shift	0.5 U.L.	0.25 U.L.
DS ₇	Serial Data Input For Left Shift	0.5 U.L.	0.25 U.L.
I/On	Parallel Data Input or	1.0 U.L.	0.5 U.L.
	Parallel Output (3-State) (Note c)	65(25) U.L.	15(7.5) U.L.
\overline{OE}_1 , \overline{OE}_2	3-State Output Enable (active LOW) Inputs	0.5 U.L.	0.25 U.L.
Q_0, Q_7	Serial Outputs (Note b)	10 U.L.	5(2.5) U.L.
S ₀ , S ₁	Mode Select Inputs	1 U.L.	
S ₀ , S ₁ SR	Synchronous Reset (active LOW) Input	0.5 U.L.	0.25 U.L.

NOTES:


- a. 1 TTL LOAD = $40 \mu A HIGH/1.6 mA LOW$.
- b. The output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial Temperature Ranges.
- c. The output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial Temperature Ranges.


The output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial Temperature Ranges.

SN54LS323 SN74LS323

8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY





FUNCTIONAL DESCRIPTION The logic diagram and truth table indicate the functional characteristics of the SN54LS/74LS323 Universal Shift/Storage Register. This device is similar in operation to the SN54LS/74LS299 except for synchronous reset. A partial list of the common features are described below:

- 1. They use eight D-type edge-triggered flip-flops that respond only to the LOW-to-HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control (S₀, S₁) and data inputs (DS₀, DS₇, I/O₀-I/O₇) may be stable at least a setup time prior to the positive transition of the Clock Pulse.
- 2. When $S_0 = S_1 = 1$, $I/O_0-I/O_7$ are parallel inputs to flip-flops Q_0-Q_7 respectively, and the outputs of Q_0-Q_7 are in the high impedance state regardless of the state of \overline{OE}_1 or \overline{OE}_2 .

An important unique feature of the SN54LS/74LS323 is a fully Synchronous Reset that requires only to be stable at least one setup time prior to the positive transition of the Clock Pulse.

TR	UTI	н 1	ΓΑΕ	BLE
		\neg		\neg

			INPL	JTS				RESPONSE		
ŜĀ	S ₁	So	ŌĒ1	ŌĒ2	СР	DS₀	DS ₇			
L	X X H	X X H	H X X	X H X	7 7 7	X X	X X X	Synchronous Reset, $Q_0 = Q_7 = LOW$ I/O voltage undetermined		
L	L X	X L		L L	7	×	X X	Synchronous Reset, Q ₀ = Q ₇ = LOW I/O voltage LOW		
н	L	н	X	X L	7	D.	X X	Shift Right; $D\rightarrow Q_0$, $Q_0\rightarrow Q_1$, etc Shift Right, $D\rightarrow Q_0$ & I/O_0 , $Q_0\rightarrow Q_1$ & I/O_1 , etc		
н	1 1	L	X L	X L	7	X	D D	Shift Left; D-Q ₇ , Q ₇ -Q ₆ , etc Shift Left, D-Q ₇ & I/O ₇ , Q ₇ -Q ₆ & I/O ₆ , etc		
Н	Н	I	Х	Х		Х	Х	Parallel Load I/O _n →Q _n		
н	<u>ا</u> ا		Х	Х	X X	X X	X X	Hold, I/O Voltage Undetermined		
н	L	L	L	L	Х	X	X	Hold, I/O _n = Q _n		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	Ω ₀ , Ω ₇	54,74			-0.4	mA
lOL	Output Current — Low	Q ₀ , Q ₇ Q ₀ , Q ₇	54 74			4.0 8.0	mA
loн	Output Current — High	I/0 ₀ —I/0 ₇ I/0 ₀ —I/0 ₇	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	1/0 ₀ —1/0 ₇ 1/0 ₀ —1/0 ₇	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	R		LIMITS	т	UNITS	TEST	CONDITIONS
			MIN	TYP	MAX		-	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
V	Innut I OW/ Valtage	54			0.7	V		put LOW Voltage for
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
V _{IK}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, III	_N = −18 mA
V _{OH}	Output HIGH Voltage	54	2.4	3.2		V	$V_{CC} = MIN, I_C$	nu = MAX
	1/00-1/07	74	2 4	3.1		V	100	
VOH	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{C}$	NU = MAX
	Q ₀ ,Q ₇	74	2.7	3 4		V	1.00	/// 14.6.7.
V	Output LOW Voltage	54,74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$
V _{OL}	1/00-1/07	74		0.35	0.5	V	$I_{OL} = 24 \text{ mA}$	VIN = VIL or VIH per Truth Table
	Output LOW Voltage	54,74			0.4	V		$V_{CC} = V_{CC} MIN,$
VOL	Q ₀ -Q ₇	74			0.5	V	I _{OL} = 80 mA	VIN = VIL or VIH per Truth Table
l _{OZH}	Output Off Current HIGH	+			40	μΑ	V _{CC} = MAX, V	OUT = 2.4 V
lozl	Output Off Current LOW I/O ₀ -I/O ₇	I			-400	μΑ	V _{CC} = MAX, V	OUT = 0.4 V
		Others			20	μΑ		
I _I H	Input HIGH Current	S ₀ , S ₁ , 1/0 ₀ -1/0 ₇			40	μΑ	V _{CC} = MAX, \	$I_{1N} = 2.7 \text{ V}$
	,	Others			0.1	mA	$V_{CC} = MAX, V$	$I_{IN} = 7.0 \text{ V}$
		S ₀ , S ₁			02	mA	· (CC 1111 U.V.)	7.0 7
		1/00-1/07			0.1	mA	V _{CC} = MAX, \	/ _{IN} = 5.5 V
lir	Input LOW Current	Others			-04	mA	$V_{CC} = MAX, V$	/IN = 0.4 V
16	par EOV ourront	S ₀ , S ₁			-0.8	mA	100 100,400,4	III O' A
los	Short Circuit Current	Ω ₀ , Ω ₇	-20		-100	mA	$V_{CC} = MAX$	
	S.i.s. C.i.sak Gairen	1/00-1/07	-30		-130	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				53	mA	$V_{CC} = MAX$	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		LINUTC	CONDITIONS
STIMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS
fMAX	Maximum Clock Frequency	25	35		MHz	
^t PHL ^t PLH	Propagation Delay, Clock to Q ₀ or Q ₇		26 22	39 33	ns	C _L = 15 pF
^t PHL ^t PLH	Propagation Delay, Clock to I/O ₀ -I/O ₇		25 17	39 25	ns	C _L = 45 pF,
^t PZH ^t PZL	Output Enable Time		14 20	21 30	ns	$R_L = 667 \Omega$
^t PHZ ^t PLZ	Output Disable Time		10 10	15 15	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAROL	DADAMETER		LIMITS		LINUTC	TEST COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Clock Pulse Width HIGH	30			ns	
tw	Clock Pulse Width LOW	10			ns	
tw	Clock Pulse Width LOW	20			ns	
t _S	Data Setup Time	20			ns	
t _S	Select Setup Time	35			ns	$V_{CC} = 5.0 V$
th	Data Hold Time	0			ns	
th	Select Hold Time	10			ns	
t _{rec}	Recovery Time	20			ns	

DEFINITION OF TERMS:

SETUP TIME t_s is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME $\,$ th is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME t_{rec} is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.



DESCRIPTION — 1The SN54LS/74LS348 and the SN54LS/74LS848 are eight input priority encoders which provide the 8-line to 3-line function.

The outputs(A0-A2) and inputs (0-7) are active low. The active low input which has the highest priority(input 7 has the highest) is represented on the outputs (output A0 is the lowest bit). An example would be if inputs 1, 2 and 4 were low, then a binary 4 would be represented on the outputs.

The GS (Group Signal) output is active low when any of the inputs are low. It serves to indicate when any of the inputs are active.

AO, A1 and A2 are three-state outputs. This allows for up to 64 line expansion without the need for special external circuitry.

A logical one on the Enable Input (EI) forces AO, A1 and A2 to the disabled state and outputs GS and EO to the high state. A high on all data inputs (0–7) together with a low on the EI input disables outputs AO, A1, and A2 and forces output GS to the high state and output EO to the low state.

Use of the EI input in conjunction with the EO output provides for the capability of having priority encoding of n input signals.

The LS848 has special internal circuitry providing for a greatly reduced negative going glitch on the GS (Group Signal) output and on a reduced tendency for the AO, A1 and A2 outputs to become momentarily enabled. Both of these occurrences happen when the El input goes from a logical one to a logical zero and all data inputs (O-7) are held at logical ones. The internal glitch reduction circuitry does add an additional fan-in of one on all data inputs (compared to that of the LS348).

FUNCTION TABLE


			- 11	NPL	TS					οu	TPU	TS	
El	0	1	2	3	4	5	6	7	A2	A1	A0	GS	ΕO
н	х	′x	х	х	Х	х	х	X	z	z	Z	Н	Н
L	н	н	Н	Н	Н	н	Н	н	z	Z	Z	Н	L
L	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	Н
L	Х	Х	Х	Х	Х	Х	L	н	L	L	Н	L	Н
Ŀ	Х	Х	Χ	Х	Х	L	Н	Н	L	Н	L	L	Н
L	х	Х	Х	Х	L	Н	н	Н	L	Н	Н	L	Н
L	х	Х	Х	L	н	Н	Н	Н	н	L	L	L	н
L	X	Х	L	н	Н	Н	н	Н	Н	L	Н	L	Н
L	X	L	Н	Н	Н	Н	Н	н	Н	Н	L	L	Н
L	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	L	Н

- H = high logic level
- L = low logic level
- X = irrelevant
- Z = high impedance state


SN54LS/74LS348 SN54LS/74LS848

8-INPUT PRIORITY ENCODER


LOW POWER SCHOTTKY



BLOCK DIAGRAMS



SN54LS/74LS348



SN54LS/74LS848

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High EO, GS	54,74			-0.4	mA
IOH	Output Current — High A0, A1, A2 A0, A1, A2	54 74			-1.0 -2.6	mA
lOL	Output Current — Low EO, GS	54 74			4.0 8.0	mA
lOL	Output Current — Low A0, A1, A2 A0, A1, A2	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		MIN	LIMITS	MAX	UNITS	TEST	CONDITIONS
V _{IH}	Input HIGH Voltage		2.0	117	IVIAX	V	Guaranteed In All Inputs	put HIGH Voltage for
V _{IL}	Input LOW Voltage	54			0.7	V	<u></u>	put LOW Voltage for
VIK	Input Clamp Diode Voltage	74		-0.65	0.8	V	V _{CC} = MIN, I _{II}	u = −18 mA
	Output HIGH Voltage A0, A1, A2	54,74	2.4	3.1		V		_{iH} = MAX, V _{IN} = V _{IH}
Vон	EO, GS	54	2 5	3.5		V	or V _{IL} per Trut	h Table
	EO, GS	74	2.7	3.5		V		
.,	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$,
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
	Input HIGH Current Input 0, El — LS348				20	μΑ		
	Input 0 — LS848				40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΉΗ	Other — LS348 Other — LS848				40 60	μA μA		
111)	Input 0, EI — LS348				0.1	mA		
	Input 0 — LS848				0.2	mA	$V_{CC} = MAX, V$	'INI = 7 0 V
	Other — LS348 Other — LS848				0.2 0.3	mA mA		ild
	Input LOW Current Input 0, El — LS348				-0.4	mA		
İL	Input 0 — LS848				-0.8	mA	V _{CC} = MAX, V	$t_{\rm ini} = 0.4 \text{V}$
	Other — LS348 Other — LS848				-0.8 -1.2	mA mA	VCC IVIDOC, V	IIV 0.4 V
los	Short Circuit Current	EO, GS	-20		-120	mA	V _{CC} = MAX	
.03	Short on our our our or	A0,A1,A2	-30		-130	mA	100 11100	
lcc	Power Supply Current Total, Output HIGH			12	23	mA	$V_{CC} = MAX$, All Inputs and	Outputs Open
	Total, Output LOW			13	25	""	V _{CC} = MAX, II All Others Ope	nputs 7, E1 = GND n

AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$

		2. v _C C = 0.0 v, v _A			348 MITS			LS848 LIMITS			
SYMBOL	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	MIN T	ſΥP	MAX	MIN	TYP	MAX	UNIT	TEST CONDITIONS
^t PLH	1 thru 7	A0, A1, or A2	In-Phase		11	17		12	18	ns	C _L = 45 pF
^t PHL	, , , ,	7.0,717,01712	output		20	30		20	30	7.0	0L 10 p.
tPLH	1 thru 7	A0, A1, or A2	Out-of-Phase	:	23	35		23	35	ns	$R_I = 667 \Omega$
tPHL		710,711,01712	output		23	35		23	35	115	112 007 11
tPZH	El	A0, A1, or A2			25	39		25	39	ns	
tPZL		7.0,711,01712			24	41		24	41	1.0	
^t PLH	0 thru 7	EO	Out-of-Phase		11	18		11	18	ns	
tPHL	0 (1114)		output		26	40		26	40		
^t PLH	0 thru 7	GS	In-Phase		38	55		38	55	ns	$C_{l} = 15 pF$
t _{PHL}			output	9	9.0	21		9.0	21		OL 10 p.
tPLH	El	GS	In-Phase		11	17		11	17	ns	$R_{I} = 2.0 k\Omega$
^t PHL			output		14	36		14	36		2.0 1.32
^t PLH	EI	EO	In-Phase		17	21		17	21	ns	
tPHL			output		25	40		30	45	7.10	
tPHZ	El	A0, A1 or A2			18	27		18	27	ns	C _L = 5.0 pF
tPLZ		7.0,711 01 742			23	35		23	35		$R_L = 667 \Omega$



DESCRIPTION — The SN54LS/74LS352 is a very high-speed Dual 4-Input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The SN54LS/74LS352 is the functional equivalent of the SN54LS/74LS153 except with inverted outputs.

- INVERTED VERSION OF THE SN54LS/74LS153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMIT HIGH SPEED TERMINATION **EFFECTS**

SN54LS352 SN74LS352

DUAL 4-INPUT MULTIPLEXER


LOW POWER SCHOTTKY


DINI NIAMES

PIN NAME	:S	LOADING	G (Note a)
		HIGH	LOW
S _O , S ₁ Ē I _O —I ₁ Z	Common Select Inputs Enable (Active LOW) Input Multiplexer Inputs Multiplexer Outputs (note b)	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L 0.25 U.L 0.25 U.L 5(2.5) U.L

NOTES:

- a 1 TTL Unit Load (U L) = 40 μ A HIGH/1 6 mA LOW.
- b. The Output LOW drive factor is 2 5 U L for Military (54) and 5 U L for Commercial (74) Temperature Ranges





 $V_{CC} = Pin 16$ GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS352 is a Dual 4-Input Multiplexer. It selects two bits of data from up to four sources under the control of the common Select Inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (\overline{Z}_a , \overline{Z}_b) are forced HIGH.

The logic equations for the outputs are shown below.

$$\overline{Z}_{a} = \overline{E}_{a} \bullet (\overline{I}_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + \overline{I}_{1a} \bullet \overline{S}_{1} \bullet S_{0} + \overline{I}_{2a} \bullet S_{1} \bullet \overline{S}_{0} + \overline{I}_{3a} \bullet S_{1} \bullet S_{0})$$

$$\overline{Z}_{b} = \overline{E}_{b} \bullet (\overline{I}_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + \overline{I}_{1b} \bullet \overline{S}_{1} \bullet S_{0} + \overline{I}_{2b} \bullet S_{1} \bullet \overline{S}_{0} + \overline{I}_{3b} \bullet S_{1} \bullet S_{0})$$

The SN54LS/74LS352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The SN54LS/74LS352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT	INPUTS		INF	UTS (a o	r b)		OUTPUT
s ₀	S ₁	Ē	10	I ₁	12	13	Z
х	х	Н	х	х	×	×	Н
L	L	L	L	×	×	×	н
L	L	L	н	×	×	×	L
н	L	L	х	L	×	×	н
н	L	L	х	н	×	×	L
L	н	L	x	×	L	×	н
L	н	L	×	×	н	×	L
н	н	L	x	x	×	L	н
н	н	L	×	×	×	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	CONDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
		54			07	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	je		-0 65	-15	V	V _{CC} = MIN, I _{II}	N = −18 mA
		54	2.5	3.5		V		$O_H = MAX, V_{IN} = V_{IH}$
Vон	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Trut	h Table
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V _{CC} = V _{CC} MIN,
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, \	/ _{IN} = 7.0 V
IL	Input LOW Current				-0.4	mA	V _{CC} = MAX, \	/IN = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current			10	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETER	1	LIMITS		LINUTO		CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		CONDITIONS	
^t PLH ^t PHL	Propagation Delay, Select to Output		19 25	29 38	ns	Fig. 1 or 2		
tPLH tPHL	Propagation Delay, Enable to Output		16 21	24 32	ns	Fig. 2	$V_{CC} = 5.0 V$ $C_L = 15 pF$	
^t PLH ^t PHL	Propagation Delay, Data to Output		13 17	20 26	ns	Fig. 1		

AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The LSTTL/MSI SN54LS/74LS353 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (EQ) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families.

- INVERTED VERSION OF SN54LS/74LS253
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS353 SN74LS353


DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY

PIN NAMES		LOADING (Note a)		
		HIGH	LOW	
S ₀ , S ₁	Common Select Inputs	0.5 U.L.	0.25 U.L.	
Multiplexer A Ē _{Oa} I _{Oa} —I _{3a} Z _a	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)	0.5 U.L. 0.5 U.L. 65(25)U.L.	0.25 U.L. 0.25 U.L. 15(7.5) U.L.	
Multiplexer B E _{Ob} I _{Ob} —I _{3b} Z̄ _b	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)	0.5 U.L. 0.5 U.L. 65(25)U.L.	0.25 U.L. 0.25 U.L. 15(7.5) U.L.	


NOTES

- 1 TTL Unit Load (U L) = 40 μA HIGH/1 6 mA LOW
- b The Output LOW drive factor is 7.5 U.L. for Military (54) and 1.5 U.L. for Commercial (74). Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS353 contains two identical 4-input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0 , S_1). The 4-input multiplexers have individual Output Enable (E_{0a} , E_{0b}) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The logic equations for the outputs are shown below:

$$\overline{Z_a} = \overline{\overline{E}_{0a} \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0)}$$

$$\overline{Z_b} = \overline{\overline{E}_{0b} \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

	SELECT INPUTS		DATA INPUTS		OUTPUT ENABLE	ООТРОТ	
s ₀	s ₁	10	11	12	13	Ē ₀	z
×	×	х	×	×	×	Н	(Z)
L	L	L	×	×	×	L	н
L	L	н	×	×	X	L	L
Н	L	×	L	×	X	L	н
Н	L	×	н	×	x	L	L
L	н	×	×	L	X	L	н
L	н	×	×	н	X	L	L
н	н	×	×	×	L	L	н
н	Н	X	Х	X	н	L	L

H ≈ HIGH Level

L ≈ LOW Level

X = Immaterial

(Z) = High Impedance (off)

Address inputs S₀ and S₁ are common to both sections.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER		LIMITS			LINUTC	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA} V_{CC} = V_{CC} \text{ MIN},$	
	$Q_A - Q_H$	74		0.35	0.5	٧	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
IOZH	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 V$	
lozL	Output Off Current LOW				-20	μΑ	V _{CC} = MAX, V _{OUT} = 0.4 V	
					20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
ΊL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
loc	Power Supply Current Total, Output 3-State Total, Output LOW				14	mA.	VCC = MAX	
ICC					12]/	ACC - MICA	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	DARAMETER	LIMITS			LINUTO	TEGE COMPLETIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Data to Output		11 13	25 20	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Select to Output		20 21	45 32	ns	Fig. 1 or 2	$C_1 = 15 pF$	
^t PZH	Output Enable Time to HIGH Level		11	23	ns	Figs. 4, 5	-L	
^t PZL	Output Enable Time to LOW Level		15	23	ns	Figs. 3, 5		
[†] PLZ	Output Disable Time from LOW Level		12	27	ns	Figs. 3, 5	C _I = 5.0 pF	
^t PHZ	Output Disable Time from HIGH Level		27	41	ns	Figs. 4, 5] - <u>-</u>	

3 - STATE WAVEFORMS








Fig. 3




Fig. 4

AC LOAD CIRCUIT




Fig. 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
^t PZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed



MOTOROLA

DESCRIPTION — These devices are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW.

When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

J Suffix — Case 620-08 (Ceramic)


N Suffix — Case 648-05 (Plastic)

SN54LS/74LS365A SN54LS/74LS366A SN54LS/74LS367A SN54LS/74LS368A

3-STATE HEX BUFFERS

LOW POWER SCHOTTKY


SN54LS/74LS365A HEX 3-STATE BUFFER WITH COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

II	IPUT:	OUTPUT	
Ē1	Ē ₂	D	001101
L	L	L	L
L	L	Н	Н
Н	Х	Х	(Z)
Х	Н	Х	(Z)


SN54LS/74LS367A **HEX 3-STATE BUFFER** SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INP	UTS	011770117
Ē	D	OUTPUT
L	L	L
L	н	н
н	х	(Z)


SN54LS/74LS366A **HEX 3-STATE INVERTER BUFFER** WITH COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

11	NPUT		
Ē1	Ē2	D	OUTPUT
L	L	L	Н
L	L	н	L
Н	Х	Х	(Z)
Х	Н	×	(Z)

SN54LS/74LS368A HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INP	UTS	ОИТРИТ
Ē	D	OUTPUT
L	L	Н
L	н	L
н	х	(Z)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			- UNITS	TEST CONDITIONS	
STIVIBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V _{IL} per Truth Table	
.,		54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA} V_{CC} = V_{CC} \text{ MIN},$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 2.4 V$	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 0.4 V$	
liн	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
11H	input mon current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
IIL	Input LOW Current E Inputs				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
	D Inputs				-20	μΑ	$V_{CC} = MAX$, $V_{IN} = 0.5 V$ Either, \bar{E} Input at 2 V	
					-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$ Both E inputs at 0.4 V	
los	Short Circuit Current		-40		-225	mA	V _{CC} = MAX	
lcc	Power Supply Current LS365A, 367A LS366A, 368A				24	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V

SYMBOL	PARAMETER		LIMITS						
		LS365A/LS367A		LS366A/LS368A		UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay		10 9.0	16 22		7.0 12	15 18	ns	C _L = 45 pF,
^t PZH ^t PZL	Output Enable Time		19 24	35 40		18 28	35 45	ns	R _L = 667 Ω
^t PHZ ^t PLZ	Output Disable Time			30 35			32 35	ns	C _L = 5.0 pF



DESCRIPTION — The SN54LS/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedence state.

The SN54LS/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54LS/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING
- HYSTERESIS ON LATCH ENABLE
- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- HYSTERESIS ON CLOCK INPUT TO IMPROVE NOISE MARGIN
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **FFFFCTS**

PIN NAMES

INIES	•	LUADIN	(Note a)
		HIGH	LOW
	Data Inputs	0.5 U.L.	0.25 U.L.
	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
	Clock (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
,	Outputs (Note b)	65(25)U.L.	15 (7.5) U.L.

00-07

D₀-D₇

<u>CP</u> ŌΕ

1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 7 5 U.L. for Military and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE

LS373							
Dn	LE	ŌĒ	On				
Н	Н	L	Н				
L	Н	L	L				
X	X	Н	Z*				

υn	LE	OE	Un
Н	Н	L	Н
L	Н	L	L
Х	Х	Н	Z*

H=HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedence


*Note. Contents of flip-flops unaffected by the state of the Output Enable input (OE)

SN54LS/74LS373 SN54LS/74LS374

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS:

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY



LS374

CP

J

Х

Dn

н

L

Х

ŌĒ

L

L

Н

On


Н


L

 Z^*

LOADING (Nata a)

LOGIC DIAGRAMS





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	SYMBOL PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
.,		54			0.7	.,	1	put LOW Voltage for
V_{IL}	Input LOW Voltage	74			0.8	V	All Inputs	
ViK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, III	Ŋ = −18 mA
		54	2.4	3.4		V		$OH = MAX, V_{IN} = V_{IH}$
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V _{IL} per Trut	h Table
		54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 24 \text{ mA}$	VIN = VIL or VIH per Truth Table
^I OZH	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V$	V _{OUT} = 2.4 V
lozL	Output Off Current LOW				-20	μΑ	V _{CC} = MAX,	V _{OUT} = 0.4 V
					20	μΑ	V _{CC} = MAX, V	/ _{IN} = 2.7 V
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	/ _{IN} = 7.0 V
ΊL	Input LOW Current				-0.4	mA	V _{CC} = MAX, \	/ _{IN} = 0.4 V
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
lcc	Power Supply Current				40	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

				LIM	ITS						
SYMBOL	PARAMETER	PARAMETER LS373 LS374		LS373 LS374		LS374		LS374		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX				
fMAX	Maximum Clock Frequency				35	50		MHz			
^t PLH ^t PHL	Propagation Delay, Data to Output		12 12	18 18				ns	$C_L = 45 pF$,		
^t PLH ^t PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$R_L = 667 \Omega$		
^t PZH ^t PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns			
^t PHZ ^t PLZ	Output Disable Time		12 15	20 25		12 15	20 25	ns	$C_L = 5.0 \text{ pF}$		


AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL			LIMITS					
	PARAMETER	LS	LS373		374	UNITS		
		MIN	MAX	MIN	MAX			
tw	Clock Pulse Width	15		15		ns		
t _s	Setup Time	5.0		20		ns		
th	Hold Time	20		0		ns		

DEFINITION OF TERMS:

 $SETUP\ TIME\ (t_S) - us\ defined\ as\ the\ minimum\ time\ required\ for\ the\ correct\ logic\ level\ to\ be\ present\ at\ the\ logic\ input\ prior\ to\ LE\ transition\ from\ HIGH-to-LOW\ in\ order\ to\ be\ recognized\ and\ transferred\ to\ the\ outputs.$

 $HOLD\ TIME\ (t_h)$ — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.



AC LOAD CIRCUIT







Fig. 4

SI	SWITCH POSITIONS									
SYMBOL	SW1	SW2								
tрzн	Open	Closed								
tPZL	Closed	Open								
tPLZ	Closed	Closed								
tour	Closed	Closed								

AC WAVEFORMS








SWITCH POSITIONS

SYMBOL	SW1	SW2
^t PZH	Open	Closed
†PZL	Closed	Open
tPLZ	Closed	Closed
^t PHZ	Closed	Closed





DESCRIPTION — The SN54LS/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.

TRUTH TABLE

(Each latch)

١	(Lucii iatori							
	tn	t _{n+1}						
	D	Q						
ı	Н	н						
ĺ	L	L						

NOTES: $t_n = bit$ time before enable negative-going transition $t_{n+1} = bit$ time after enable negative-going transition


LOADING (Note a)

PIN NAMES

		HIGH	LOW
D1-D4	Data Inputs	0.5 U.L.	0.25 U.L.
E ₀ —1	Enable Input Latches 0, 1	2.0 U.L.	1.0 U.L.
E2-3	Enable Input Latches 2, 3	2.0 U.L.	1.0 U.L.
01 - 04	Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{Q}_1 - \overline{Q}_4$	Complimentary Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.

NOTES:


- a 1 Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




SN54LS375 SN74LS375

4-BIT D LATCH

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	٧	VCC = MIN, III	N = −18 mA	
		54	2.5	3.5		V	V _{CC} = MIN, I _C	$_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	h Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
ılH	Input HIGH Current	D Input E Input			20 80	μΑ	V _{CC} = MAX, V	_{IN} = 2.7 V	
		D Input E Input			0.1 0.4	mA	V _{CC} = MAX, V	' _{IN} = 7.0 V	
اال	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	V _{CC} = MAX	
lcc	Power Supply Current				12	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			CONDITIONS	
STIVIBOL	FARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS	
^t PLH ^t PHL	Propagation Delay, Data to Q		15 9.0	27 17	ns		
^t PLH ^t PHL	Propagation Delay, Data to $\overline{\mathbf{Q}}$		12 7.0	20 15	ns	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Enable to Ω		15 14	27 25	ns	C _L = 15 pF	
^t PLH ^t PHL	Propagation Delay, Enable to $\overline{\overline{\mathbf{Q}}}$		16 7.0	30 15	ns		

LOGIC DIAGRAM




GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS		
tW	Enable Pulse Width	20			ns		
t _S	Setup Time	20			ns	V _{CC} = 5.0 V	
th	Hold Time	0			ns		

AC WAVEFORMS



DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.



DESCRIPTION — The SN54LS/74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable

The SN54LS/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar to the SN54LS/74LS174, but with common Enable rather than common Master Reset.

The SN54LS/74LS379 is a 4-Bit Register with buffered common Enable. This device is similar to the SN54LS/74LS175 but features the common Enable rather than common Master Reset.

- 8-BIT HIGH SPEED PARALLEL REGISTERS
- POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOPS
- FULLY BUFFERED COMMON CLOCK AND ENABLE INPUTS
- TRUE AND COMPLEMENT OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

SN54LS/74LS377 SN54LS/74LS378 SN54LS/74LS379


OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE

LOW POWER SCHOTTKY


PIN NAME	S	LOADING (Note a)		
		HIGH	LOW	
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L	
D_0-D_3	Data Inputs	0.5 U.L.	0.25 U.L	
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L	
$Q_0 - Q_3$	True Outputs (Note b)	10 U.L.	5(2.5) U.L	
$\bar{Q}_0 - \bar{Q}_3$	Complemented Outputs (Note b)	10 U.L	5(2.5) U.L	

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




LOGIC DIAGRAMS



SN54LS/74LS378





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	T.,	Guaranteed Input LOW Voltage for	
V_{IL}	Input LOW Voltage	74			0.8	\ \	All Inputs	
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = −18 mA	
		54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
Voн	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table	
	V _{OL} Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$	
VOL		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
ΊL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current	LS377 LS378 LS379			28 22 15	mA	V _{CC} = MAX, NOTE 1	

Note: With all inputs open and GND applied to all data and enable inputs, ICC is measured after a momentary GND, then $4.5\,\mathrm{V}$ is applied to clock.

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TECT COMPITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	40		MHz		
^t PLH ^t PHL	Propagation Delay, Clock to Output		17 18	27 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PA	MIN	TYP	MAX	UNITS		
tW	Any Pulse Width Data Setup Time		20			ns	
t _S			20			ns	
ts	Enable Setup	Inactive — State	10			ns	$V_{CC} = 5.0 V$
·s	Time	Active — State	25		İ	ns	
th	Any Hold Time		5.0			ns	

DEFINITION OF TERMS:

 $SETUP\ TIME\ (t_S) - is\ defined\ as\ the\ minimum\ time\ required\ for\ the\ correct\ logic\ level\ to\ be\ present\ at\ the\ logic\ input\ prior\ to\ the\ clock\ transition\ from\ LOW-to-HIGH\ in\ order\ to\ be\ recognized\ and\ transferred\ to\ the\ outputs.$

 $HOLD\ TIME\ (t_h) - is\ defined\ as\ the\ minimum\ time\ following\ the\ clock\ transition\ from\ LOW-to-HIGH\ that\ the\ logic\ level\ must\ be\ maintained\ at\ the\ input\ in\ order\ to\ ensure\ continued\ recognition.\ A\ negative\ HOLD\ TIME\ indicates\ that\ the\ correct\ logic\ level\ may\ be\ released\ prior\ to\ the\ clock\ transition\ from\ LOW-to-HIGH\ and\ still\ be\ recognized.$

TRUTH TABLE


Ē	СР	D _n	Qn	\overline{Q}_n
н	<i>_</i> _	х	No Change	No Change
L	5	н	н	L
L		L	L	н

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Immaterial

AC WAVEFORMS


SN54LS/74LS377

CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK




SN54LS/74LS378

CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK



SN54LS/74LS379

CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA, ENABLE TO CLOCK



^{*}The shaded areas indicate when the input is permitted to change for predictable output performance



DESCRIPTION — The SN54LS/74LS385 is a general-purpose adder/subtractor which is useful as a companion part to the SN54LS/74LS384 two's-complement multiplier. The LS385 contains four independent adder/subtractor elements with common clock and clear

Each of four independent sum (Σ) outputs reflects the respective A and B input and is controlled by the S/\overline{A} pin.


When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops.


- FOUR SYNCHRONOUS ELEMENTS IN A SINGLE 20-PIN PACKAGE
- INDEPENDENT TWO'S-COMPLEMENT ADDITION/SUBTRACTION
- BUFFERED CLOCK AND DIRECT CLEAR INPUTS

SN54LS385 SN74LS385

QUADRUPLE SERIAL ADDERS/SUBTRACTORS

LOW POWER SCHOTTKY





FUNCTION TABLE

SELECTED		INP	UT	S		INTERNAL CA	RRY D INPUT	ОUТРUТ
FUNCTION	FUNCTION CLEAR S/A A B CLOCK		BEFORE +	AFTER +	AFTER +			
Clear	L	L	x	X	X	L	L	L
Clear	L	Н	Х	Х	X	Н	Н	L
	Н	L	L	L	+	L	L	L
	H	L	L	L	+	н	L	н
	Н	L.	L	Н	+	L	L	Н
Add	H	L	L.	Н	 	н	н	L
	Н	L	Н	L	+	L	L	н
	H	L	Н	L	+	Н	Н	L
	Н	L	Н	Н	+	L	Н	L
	Н	L	Н	Н	•	Н	Н	Н
	Н	Н	L	L	+	L	L	Н
	l H	Н	L	L	+	Н	н	L
	н	Н	L	Н	+	L	L	L
Subtract	H H	Н	L	Н	+	Н	L	н
	Н	н	Н	L	+	L	Н	L
	Н	Н	Н	L	†) н	н	н
	Н	н	Н	Н	†	L	L	н
	Н	Н	Н	Н	+	Н	Н	L

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	FANAIVIETER			MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage	2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,	Guaranteed In	put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$	
		54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
Vон	Output HIGH Voltage	74	2.7	3.5		V		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
					20	μΑ	$V_{CC} = MAX, V$	_{IN} = 2.7 V
ŀН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	'IN = 7.0 V
IIL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V	'IN = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	
Icc	Power Supply Current				75	mA	V _{CC} = MAX	


AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS		
fMAX	Maximum Clock Frequency	30	40		MHz		
^t PLH ^t PHL	Propagation Delay, Clock to Σ		14 18	22 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
^t PHL	Propagation Delay Clear to Σ		18	30	ns	CL — 15 pF	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	ONITS	TEST CONDITIONS	
tW	Clock Pulse Width	16			ns		
t _S	Setup Time	10			ns	V _{CC} = 5.0 V	
th	Hold Time	0			ns		





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

SN54LS386 SN74LS386

QUAD 2-INPUT EXCLUSIVE-OR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TECT CONDITIONS	
STIVIBUL	PARAMETER	FARAIVIETER		TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
.,		54			0.7	.,	1	put LOW Voltage for
V _{IL} Input LOW Vo	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$	
	54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$		
VOH	H Output HIGH Voltage		2.7	3.5		V	or V _{IL} per Trut	h Table
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table
					40	μΑ	V _{CC} = MAX, V	/ _{IN} = 2.7 V
lН	Input HIGH Current				0.2	mA	V _{CC} = MAX, V	/ _{IN} = 7.0 V
lιL	Input LOW Current				-0.8	mA	V _{CC} = MAX, V	IN = 0.4 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				10	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, Other Input LOW		12 10	23 17	ns	V _{CC} = 5.0 V	
tPLH tPHL	Propagation Delay, Other Input HIGH		20 13	30 22	ns	C _L = 15 pF	



DESCRIPTION — The SN54LS/74LS390 and SN54LS/74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by-five section, with a separate clock input for each section. The two sections can be connected to count in the 8.4.2.1 BCD code or they can count in a biquinary sequence to provide a square wave (50% duty cycle) at the final output.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the 'LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of the CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- DUAL VERSIONS OF LS290 AND LS293
- LS390 HAS SEPARATE CLOCKS ALLOWING ÷2, ÷2.5, ÷5
- INDIVIDUAL ASYNCHRONOUS CLEAR FOR EACH COUNTER
- TYPICAL MAX COUNT FREQUENCY OF 50 MHZ
- INPUT CLAMP DIODES MINIMIZE HIGH SPEED TERMINATION EFFECTS

PIN NAM	MES	LOADIN	LOADING (Note a)		
		HIGH	LOW		
CP	Clock (Active LOW going edge)				
	Input to +16 (LS393)	0.5 U.L.	1.0 U.L.		
CPO	Clock (Active LOW going edge)				
	Input to ÷2 (LS390)	0.5 U.L.	1.0 U.L.		
CP ₁	Clock (Active LOW going edge)				
	Input to ÷5 (LS390)	0.5 U.L.	1.5 U.L.		
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.25 U.L.		
OOO3	Flip-Flop outputs (Note b)	10 U.L.	5(2.5) U.L.		


NOTES

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54LS/74LS390 SN54LS/74LS393

DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER


LOW POWER SCHOTTKY




FUNCTIONAL DESCRIPTION — Each half of the SN54LS/74LS393 Operates in the Modulo16 binary sequence, as indicated in the \div 16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

Each half of the 'LS390 contains a $\div 5$ section that is independent except for the common MR function. The $\div 5$ section operates in 4.2.1 binary sequence, as shown in the $\div 5$ Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a $\div 10$ function having a 50% duty cycle output, connect the input signal to \overline{CP}_1 and connect the \overline{CP}_0 input; the \overline{CP}_0 input; the \overline{CP}_0 output provides the desired 50% duty cycle output. If the input frequency is connected to \overline{CP}_0 and the \overline{CP}_0 output is connected to \overline{CP}_1 , a decade divider operating in the 8.4.2.1 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of 'LS390 outputs are also subject to decoding spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.

SN54LS/74LS390 LOGIC DIAGRAM (one half shown)



SN54LS/74LS393 LOGIC DIAGRAM (one half shown)



SN54LS/74LS390 BCD TRUTH TABLE (Input on CP₀; Q₀ CP₁)

	(par s 5. 0, 20 5. 1,									
ı	COLINIT			PUTS						
ļ	COUNT	QЗ	a_2	01	σ_0					
	0	L	L	L	L	-				
	1	L	L	L	н					
	2	L	L	н	L					
	3	L	L	Н	Н					
	4	L	н	L	L					
	5	L	н	L	Н					
	6	L	Н	Н	L					
	7	L	н	н	н					
	8	н	L	L	L					
	9	н	L	L	н	_				

 $\begin{array}{c} \text{SN54LS/74LS390} \div 5 \\ \text{TRUTH TABLE} \\ \text{(Input on \overline{CP}_1)} \end{array}$

COUNT	OUTPUTS					
COUNT	σ_3	a_2	Q ₁			
0	L	L	L	-		
1	L	L	н			
2	L	н	L			
3	L	н	Н			
4	н	L	L	-		

SN54LS/74LS393 TRUTH TABLE

COUNT			PUTS		
COUNT	α_3	a_2	01	σ_0	
0		L	L	L	-
1	L	L	L	н	
2	L	L L	н	L	
3		L	Н	Н	
4	L	н	L	L	
5	L L L	н	L	н	
6	L	'н	н	L	
7	L	н	н	н	
8	Н	L	L	L	
9	н	L	L	н	
10	н	L		L	
11	Н	L	Н	н	
12	Н	Н	L	L	
13	Н	н	L	н	
14	н	Н	н	L	
15	н	н	н	н	_

H = HIGH Voltage Level L = LOW Voltage Level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETER		MIN	TYP	MAX	UNITS	1EST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
					07	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1 5	V	V _{CC} = MIN, III	N = −18 mA	
		54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Trut	h Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V _{OL}	L Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V	
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, \	/ _{IN} = 7.0 V	
		MR			-0.4	mA			
IIL	Input LOW Current	CP, CPO			-1.6	mA	$V_{CC} = MAX, V$	$V_{1N} = 0.4 \text{ V}$	
'IL	Input LOVV Current	CP ₁			-2.4	mA	1		
los	Short Circuit Current	•	-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				26	mA	V _{CC} = MAX		


AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequ CP ₀ to Q ₀	iency	25	35		MHz		
fMAX	Maximum Clock Frequ CP ₁ to Q ₁	iency	12.5	20		MHz		
^t PLH ^t PHL	Propagation Delay, CP to Q ₀	LS393		12 13	20 20	ns		
tPLH tPHL	CP ₀ to Ω ₀	LS390		12 13	20 20	ns		
^t PLH ^t PHL	CP to Q3	LS393		40 40	60 60	ns	C _L = 15 pF	
^t PLH ^t PHL	$\overline{\text{CP}}_0$ to Ω_2	LS390		37 39	60 60	ns		
^t PLH ^t PHL	CP ₁ to Q ₁	LS390		13 14	21 21	ns		
^t PLH ^t PHL	CP ₁ to Q ₂	LS390		24 26	39 39	ns		
^t PLH ^t PHL	CP₁ to Q₃	LS390		13 14	21 21	ns		
tPHL	MR to Any Input	LS390/393		24	39	ns		

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	242445752		LIMITS			UNITS	TEST COMPLETIONS	
SYMBOL	PARAME	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width	LS393	20			ns		
tW	CP _O Pulse Width	LS390	20			ns		
tW	CP ₁ Pulse Width	LS390	40			ns	$V_{CC} = 5.0 V$	
tW	MR Pulse Width	LS390/393	20			ns		
t _{rec}	Recovery Time	LS390/393	25			ns		

AC WAVEFORMS



 * The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Table




DESCRIPTION — The SN54LS/74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

- SHIFT LEFT OR PARALLEL 4-BIT REGISTER
- 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAN	MES	LOADING (Note a)			
		HIGH	LOW		
Po-P3	Parallel Inputs	0.5 U.L.	0.25 U.L.		
D _S S CP	Serial Data Input	0.5 U.L.	0.25 U.L.		
s	Mode Select Input	0.5 U.L.	0.25 U.L.		
CP	Clock (Active LOW) Input	0.5 U.L.	0.25 U.L.		
MR OE	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.		
OE	Output Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.		
00-03	3-State Register Outputs	65(25) U.L.	15(7.5) U.L.		
Q3	Register Output	10 U.L.	5 (2.5) U.L.		

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



SN54LS395 SN74LS395

4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



NOTE:

The Flatpak version has the same

pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (Pn) input or from the preceding stage. When the Select input is HIGH, the Pn inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the P_n , D_s and S inputs can change when the Clock is in either state, provided that the recommended set-up and hold times are observed. When the S input is LOW, a CP HIGH-LOW transition transfers data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3 . A left-shift is accomplished by connecting the outputs back to the P_n inputs, but offset one place to the left, i.e., Q_3 to P_2 , Q_2 to P_1 and P_2 , with P_3 acting as the linking input from another package

When the $\overline{\text{OE}}$ input is HIGH, the output buffers are disabled and the Q_0 — Q_3 outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TECT	CONDITIONS	
STIVIBUL	PARAMETER	TANAMETER		TYP	MAX	UNITS	1651	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,	Guaranteed Input LOW Voltage		
V_{IL}	Input LOW Voltage	74			0.8	V			
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	V	V _{CC} = MIN, I _{II}	_N = −18 mA	
		54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$ or V_{IL} per Truth Table		
VOH	Output HIGH Voltage	74	2.7	3.5		V			
		54,74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	OL Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$		
lozL	Output Off Current LOW				-20	μΑ	V _{CC} = MAX, V	$V_0 = 0.4 \text{ V}$	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V	
ΊΗ	Input HIGH Current				-0.1	mA	V _{CC} = MAX, V	_{IN} = 7.0 V	
I _I L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	V _{CC} = MAX	
lcc	Power Supply Current Total, Output HIGH				31	mA	V _{CC} = MAX, Ō	$\overline{DE} = GND, \overline{CP} = GND$	
	Total, Output LOW	Total, Output LOW			34	mA	V _{CC} = MAX, 0 momentary 3.0		

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Input Clock Frequency	30	45 ·		MHz		
^t PHL	Propagation Delay, Clear to Output	1	22	35	ns		
^t PLH ^t PHL	Propagation Delay, Low to High Propagation Delay, High to Low		15 25	30 30	ns	$V_{CC} = 5.0 V$ $C_{L} = 15 pF$	
[†] PZH [†] PZL	Output Enable Time		15 17	25 25	ns		
^t PLZ ^t PHZ	Output Disable Time		12 11	20 17	ns	C _L = 5.0 pF	

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST COMPLETIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width	16			ns		
t _S	Setup Time, Mode Select	40			ns		
t _S	Setup Time, All Others	20			ns	$V_{CC} = 5.0 V$	
th	Data Hold Time	10			ns		

MODE SELECT - TRUTH TABLE

Operating Mode		In	puts @ t _r	Outputs @ t _{n+1}					
Operating Mode	MR	CP	s	Ds	Pn	00	01	02	03
Asynchronous Reset	L	Х	Х	Х	Х	L	L	L	L
Shift, SET First Stage	н	~	L	н	х	н	Oon	Oin	O _{2n}
Shift, RESET First Stage	Н	_	L	L	Х	L	Ogn	O _{1n}	O _{2n}
Parallel Load	H	~	H	X	Pn	Po	P ₁	P ₂	P ₃


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


 $t_{n, n+1} = t_{ime}$ before and after CP HIGH-to-LOW transition

When $\overline{\text{OE}}$ is HIGH, outputs $0_0 - 0_3$ are in the high impedance state; however, this does not affect other operations or the 0_3 output.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.






*The Data Input is D_S for S = LOW and P_n for S = HIGH

Fig. 1

Fig. 2








Fig. 4

AC LOAD CIRCUIT




Fig. 5

SWITCH POSITIONS SYMBOL SW1 SW2 Open Closed ^tPZH tPZL Closed Open Closed Closed t_{PLZ} Closed Closed ^tPHZ



DESCRIPTION — The SN54LS/74LS398 and SN54LS/74LS399 are Quad 2-Port Registers. They are the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register on the LOW-to-HIGH transition of the Clock input. The SN54LS/74LS398 features both Q and $\overline{\mathbf{Q}}$ inputs, while the SN54LS/74LS399 has only \mathbf{Q} outputs.

- SELECT FROM TWO DATA SOURCES
- FULLY POSITIVE EDGE-TRIGGERED OPERATION
- BOTH TRUE AND COMPLEMENTED OUTPUTS ON SN54LS/74LS398
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS/74LS398 SN54LS/74LS399


QUAD 2-PORT REGISTER


LOW POWER SCHOTTKY

PIN NAMES	3	LOADING (Note a)		
		HIGH	LOW	
S	Common Select Input	0.5 U.L.	0.25 U.L.	
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.	
l _{Oa} l _{Od}	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.	
11a-lOd	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.	
$\overline{Q}_a - \overline{Q}_d$	Register True Outputs (Note b)	10 U.L.	5(2.5) U.L.	
$\overline{Q}_a - \overline{Q}_d$	Register Complementary Outputs			
	(Note b)	10 U.L.	5(2.5) U.L.	

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





FUNCTIONAL DESCRIPTION — The SN54LS/74LS398 and SN54LS/74LS399 are high-speed Quad 2-Port Registers. They select four bits of data from two sources (Ports) under the control of a common Select Input (S). The selected data is transferred to a 4-Bit Output Register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-Bit RS type output register is fully edge-triggered. The Data inputs (I) and Select inputs (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The SN54LS/74LS398 has both Q and $\overline{\mathbb{Q}}$ Outputs available

FUNCTION TABLE

	INPUTS	OUTPUTS		
s	lo lo	l ₁	Q	۵٠
	1	X	L	Н
ı	h	X	Н	L
h	X	1	L	Н
h	Х	h	Н	L

^{*}SN54LS/74LS398 only

 $I = LOW \, Voltage \, Level \, one \, setup \, time \, prior \, to \, the \, LOW-to-HIGH$

clock transition

h = HIGH Voltage Level one setup time prior to the LOW-to-

HIGH clock transition

L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST	CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V All Inputs			
V _{IK}	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{OH}$ or V_{IL} per Truth Table		
Vон	Output HIGH Voltage	74	2.7	3.5		٧			
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	V _{CC} = MAX, V _{IN} = 7.0 V	
lL.	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				13	mA	V _{CC} = MAX		

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

0.44001	DADAMETED		LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
tPLH tPHL	Propagation Delay, Clock to Output Q		18 21	27 32	ns	V _{CC} = 5.0 V C _L = 15 pF	

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width	20			ns			
t _S	Data Setup Time	25			ns			
t _S	Select Setup Time	45			ns	V _{CC} = 5.0 V		
th	Hold Time, Any Input	0			ns			

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative Hold Time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

AC WAVEFORMS




Fig. 1





Fig. 2



^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.



DESCRIPTION — The SN54LS/74LS490 contains a pair of high-speed 4-stage ripple counters. Each half of the SN54LS/74LS490 has individual Clock, Master Reset and Master Set (Preset 9) inputs. Each section counts in the 8. 4. 2. 1 BCD code.

- DUAL VERSION OF SN54LS/74LS90
- INDIVIDUAL ASYNCHRONOUS CLEAR AND PRESET TO 9 FOR EACH COUNTER
- COUNT FREQUENCY TYPICALLY 65 MHz
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

SN54LS490 SN74LS490


DUAL DECADE COUNTER

LOW POWER SCHOTTKY

PIN NAMES		LOADING	(Note a)
		HIGH	LOW
MS	Master Set (Set to 9) Input	0.5 U.L.	0.25 U.L.
MR CP	Master Reset	0.5 U.L.	0.25 U.L.
CP	Clock Input (Active LOW Going Edge)	1.5 U.L.	1.5 U.L.
Q0—Q3	Counter Outputs (Note b)	10 U.L.	5(2.5) U.L.

NOTES

- a. 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

TRUTH TABLE

0011117	OUTPUTS						
COUNT	Q_3	Q_2	Q_1	Q_0			
0	L	L	L	L			
1	L	L	L	н			
2	L	L	Н	L			
3	L	L	н	Н			
4	L	н	L	L			
5	L	н	L	Н			
6	L	Н	Н	L			
7	L	Н.	н	н			
8	н	L	L	L			
9	н	L	L	н			

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for
.,	1	54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage	e		-0.65	-1.5	V	V _{CC} = MIN, III	$_{N} = -18 \text{ mA}$
		54	2.5	3.5		V	$V_{CC} = MIN$, $I_{OH} = MAX$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
VOH	Output HIGH Voltage	74	2.7	3.5		V		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V	$V_{1N} = 7.0 \text{ V}$
կլ	Input LOW Current	MS, MR			-0.4	mA	V _{CC} = MAX, V	/IN = 0.4 V
'IL	mpat LOVV Current	Clock			-1.6	mA	1 VCC = 1012-00, VIII = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				26	mA	V _{CC} = MAX	

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST SOMETIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Any Pulse Width	20			ns	V _{CC} = 5.0 V	
t _S	MR or MS to Setup Time	25			ns	₹ 7.5 ¥	

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	35		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, CP to Q0		12 13	20 20	ns	Fig. 1	
^t PLH ^t PHL	Propagation Delay, CP to Q1 or Q3		24 26	39 39	ns	Fig. 3	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay, CP to Q2		32 36	54 54	ns	Fig. 2	C _L = 15 pF
^t PHL	Propagation Delay, MR to Output		24	39	ns	Fig. 2	
^t PLH ^t PHL	Propagation Delay, MS to Output		24 20	39 36	ns	Fig. 2	

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3

 $^{^{\}star}$ The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the Truth Table.



DESCRIPTION — The SN54LS/74LS540 and SN54LS/74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package.

These device types are designed to be used as memory address drivers, clockdrivers and bus-oriented transmitters/receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGIN
- PNP INPUTS REDUCE LOADING
- 3-STATE OUTPUTS DRIVE BUS LINES
- INPUTS AND OUTPUTS OPPOSITE SIDE OF PACKAGE, ALLOWING EASIER INTERFACE TO MICROPROCESSORS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

INPUTS			OUTPUTS				
E ₁	E ₂	D	LS540	LS541			
L	L	Н	L	Н			
Н	Х	х	z	Z			
Х	Н	Х	Z	z			
L	L	L	Н	L			


L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial

Z = High Impedance


BLOCK DIAGRAM



SN54LS/74LS540 SN54LS/74LS541

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
	l	54			0.7	V	Guaranteed Input LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	All Inputs	
V _{IK}	Input Clamp Diode Voltage	9		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54,74	2.4	3.4		V	$V_{CC} = MIN$, $I_{OH} = -3.0 \text{ mA}$	
Voн	Output HIGH Voltage	54,74	2.0			V	V _{CC} =MIN, I _{OH} =MAX, V _{IL} =0.5 V	
.,	0	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
V_{T+} , V_{T-}	Hysteresis		0.2	0.4		V	V _{CC} =MIN	
lozh	Output Off Current High				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
lozL	Output Off Current Low				-20	μΑ	V _{CC} = MAX, V _{OUT} =0.4 V	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{1N} = 7.0 V$	
IL	Input LOW Current				-0.2	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-40		-225	mA	V _{CC} = MAX	
	Power Supply Current							
	Total, Output HIGH	LS540			25	mA	1	
lcc	Total, Output LOW	LS541			32	mA	1	
		LS540	<u> </u>		45	mA	V _{CC} =MAX	
		LS541			52	mA	1	
	Total Output 3-State	LS540			52	mA		
		LS541			55	mA		

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	TANAMETER			MAX	UNITS	TEST CONDITIONS		
^t PLH		LS540		9.0	15				
tPLH	Propagation Delay,	LS541		12	15	ns			
^t PHL	Data to Output	LS540		12	15	""			
t _{PHL}		LS541		12	18		$V_{CC} = 5.0 \text{ V}$		
^t PZH	Output Enable Time	LS540		15	25	ns	$C_L = 45 \text{ pF}$		
чин	to HIGH Level	LS541		15	32		$R_L = 667 \Omega$		
^t PZL	Output Enable Time	LS540		20	38	ns			
PZL	to LOW Level	LS541		20	38] "			
^t PHZ	Output Disable Time	LS540		10	18	ns			
PHZ	from HIGH Level	LS541		10	18	113			
tPLZ	Output Disable Time	LS540		15	25	ns	$C_L = 5.0 \text{ pF}$		
PLZ	from LOW Level	LS541		15	29	1113			




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2		
tPZH	Open	Closed		
tPZL	Closed	Open		
tPLZ	Closed	Closed		
tPHZ	Closed	Closed		

Fig. 5




DESCRIPTION —The SN54LS/74LS568 and SN54LS/74LS569 are designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized systems. With the exception of output enable (\overline{OE}) and asynchronous clear (\overline{ACLR}) , all functions occur on the positive edge of the clock pulse (CP).

When the LOAD input is LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the counters occurs only when CEP and CET are LOW and LOAD is HIGH. Direction of the count is controlled by the up-down input (U/\overline{D}) , HIGH counts up and LOW counts down. High-speed counting and cascading is implemented by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS568, the RCO is LOW at binary 9 during up-count and during down-count it is LOW at binary 0. On the LS569, the RCO is LOW at binary 15 during up-count and during down-count it is also LOW at binary 0. During normal cascading operation RCO connected to the succeeding block at CET is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear (ACLR) and a synchronous clear (SCLR). When in a HIGH state, the output control (OE) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.

SN54LS/74LS568 SN54LS/74LS569

FOUR-BIT UP/DOWN COUNTERS
WITH THREE-STATE OUTPUTS
LOW POWER SCHOTTKY




FUNCTION TABLE


	_					IN	PUTS							OUT	PUTS			
СР	D	С	В	Α	LOAD	CET	CEP	U/D	ACLR	SCLR	ŌĒ	RCO	ссо	ΥD	YC	ΥB	YA	
1	х	Х	х	х	Н	L	L	н	Н	н	L	A/R	A/R		(QT — (CP) + 1	ı	Count Up
1	Х	Х	Х	Х	Н	L	L	L	н	н	L	A/R	A/R		(QT - (CP) - 1	l	Count Down
1	Х	Х	Х	Х	н	н	×	X	н	н	L	н	н	NC	NC	NC	NC	Count Inhibit
_ 1	Х	Х	Х	Х	н	L	н	Х	Н	н	L	A/R	н	NC	NC	NC	NC	Count Inhibit
ΓL	х	Х	Х	Х	х	L	L	Н	Н	Н	L	L	ΠL	н	н	Н	Н	Overflow (LS569)
t	Х	Х	Х	Х	X	L	н	н	н	н	L	L	н	Н	H	н	Н	Overflow (LS569)
n.	Х	Х	Х	Х	X	L	L	н	н	н	L	L	Π.	H	L	L	Н	Overflow (LS568)
1	X	Х	Х	Х	х	L	н	н	н	н	L	L	н	Н	L	L	Н	Overflow (LS568)
t	x	x	х	x	x	н	х	н	н	н	L	н	н	н	н	н	н	Overflow Inhibit (LS569)
t	x	X	x	X	×	Н	×	н	н	н	L	н	н	н	L	L	н	Overflow Inhibit (LS568)
n.	Х	Х	Х	Х	X	L	L	L	н	н	L	L	n.	L	L	L	L	Underflow
1	Х	Х	Х	Х	X	L	н	L	н	н	L	L	н	L	L	L	L	Underflow
1	Х	Х	Х	Х	Х	Н	Х	L	Н	н	L	Н	н	L	L	L	L	Underflow Inhibit
1	L	н	L	н	L	Х	х	Х	н	н	L	Н	н	L	н	L	Н	Load Example
1	Х	Х	Х	Х	X	н	x	н	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
n.	Х	Х	Х	Х	X	L	L	L	н	L	L	L	II.	L	L	L	L	Clear (Synchronous)
- 1	Х		Х		X	L	н	L	н	L	L	L	н	L	L	L	L	Clear (Synchronous)
- 1	Х		Х		X	Н	Х	L	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
Х			Х		X	X	X	н	L	X	L	н	Н	L	L	L	L	Asynchronous Clear
n.	Х				X	L	L	L	L	Х	L	L	n.	L	L	L	L	Asynchronous Clear
Х	Х	Х	Х		X	L	н	L	L	Х	L	L	н	L	L	L	L	Asynchronous Clear
Х	Х		Х	Х	X	Н	· X	L	L	X	L	н	н	L	L	L	L	Asynchronous Clear
Х	Х	Х	Х	Х	X	Х	X	×	X	X	H	×	×	ĺ	Hi	-Z		Output Disabled

(Q_T — CP) = Output state prior to clock edge NC = No change A/R = Assumes required output state; X = Don't care High except during Overflow and Underflow

LOGIC DIAGRAMS








DEFINITION OF FUNCTIONAL TERMS

A, B, C, D CEP	The four programmable data inputs. Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded	ACLR	Asynchronous Clear. Master reset of counters to zero when ACLR is LOW, independent of the clock.
	operation. CEP must be LOW to count.	SCLR	Synchronous clear of counters to zero on the next clock edge when SCLR is LOW.
CET	Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count.	ŌĒ	A HIGH on the output control sets the four counter outputs in the high impedance,
СР	Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.	YA. YB. YC. YD	and a LOW, enables the output. The four counter outputs.
LOAD	Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.	RCO	Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000.
U/D̄	Up/Down Count Control. HIGH counts up and LOW counts down.	cco	Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High Except RCO, CCO	54 74			-1.0 -2.6	mA
ЮН	Output Current — High RCO, CCO	54,74			-0.44	mA
lOL	Output Current — Low Except RCO, CCO	54 74			12 24	mA
lOL	Output Current — Low, RCO, CCO	54 74			4 8	mA


SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
311VIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
,,		54			0.7		Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	\ \	All inputs	
VIK	Input Clamp Diode Voltage)		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.4		V		
v_{OH}	Output HIGH Voltage	74	2.4	3.1		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
	RCO, CCO	54	2.5	3.5		V	or V _{IL} per Truth Table	
	1100,000	74	2.7	3.5		V] '	
		54,74		0.25	0.4	V	$I_{OL} = I_{OL} MAX$ $V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} or V_{IH}$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	VIN = VIL or VIH per Truth Table	
lozh	Output Off Current—High				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$	
lozL	Output Off Current—Low				-20	μΑ	$V_{CC} = MAX, V_0 = 0.4 V$	
					20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
lН	Input HIGH Current				0.1	mA.	V _{CC} = MAX, V _{IN} = 7.0 V	
¹IL	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
'IL	Input LOVV Current	CET			-0.8	mA	VCC - WAX, VIN - 0.4 V	
los	Short Circuit Current	RCO,CCO	-20		-100	mA	V _{CC} = MAX	
.02	Short Girealt Current	Others	-30		-130	mA		
lcc	Power Supply Current, 3-5	State			43	mA	V _{CC} = MAX	

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	1231 CONDITIONS		
fMAX	Maximum Toggle Frequency	25			MHz			
^t PLH ^t PHL	Propagation Delay Clock to Q		15 23	24 35	ns			
^t PLH ^t PHL	Propagation Delay CET to RCO		14 14	24 24	ns			
tPLH tPHL	Propagation Delay U/D to RCO	5	20 15	30 24	ns			
^t PLH ^t PHL	Propagation Delay Clock to RCO	ŀ	25 26	40 40	ns	$V_{CC} = 5.0 \text{ V}$		
^t PLH ^t PHL	Propagation Delay CET or CEP to CCO		12 20	20 30	ns	$C_L = 45 pF$ $R_L = 667 \Omega$		
^t PLH ^t PHL	Propagation Delay Clock to CCO		17 26	27 40	ns			
^t PLH ^t PHL	Propagation Delay ACLR to Q		21 21	32 32	ns			
^t PZH ^t PZL	Output Enable Time		10 17	16 24	ns			
^t PHZ ^t PLZ	Output Disable Time		20 17	25 27	ns	C _L = 5.0 pF		

AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETER		LIMITS	l	LINUTO	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	IN TYP MAX		UNITS	TEST CONDITIONS		
tW	Clock Pulse Width	30			ns			
t _S	Setup Time, A, B, C, D	20			ns			
t _S	Setup Time, SCLR	20			ns			
t _S	Setup Time, LOAD	30			ns	$V_{CC} = 5.0 V$		
t _S	Setup Time, U/D	50			ns			
t _S	Setup Time, CET, CEP	32			ns			
th	Hold Time, Any Inputs	0			ns			






DESCRIPTION — The SN54LS/74LS604 thru SN54LS/74LS607 are multiplexed latches designed for storing data from two input buses, A and B, and providing the stored data from either the A or B register to the output bus.

Data is loaded by the clock on the positive going transition (low-level to high-level). Control of the active and high impedance states of the outputs is also on the clock pin. The outputs are in the HIGH impedance or OFF state when the clock pin is LOW and the outputs are enabled when the clock pin is HIGH.

The SN54LS/74LS604 and 605 are designed for high speed operation and the SN54LS/74LS606 and 607 are designed to eliminate decoding voltage spikes. The SN54LS/74LS 604 and 606 have 3-state outputs while the SN54LS/74LS605 and 607 are open collector.


BLOCK DIAGRAM



SN54LS/74LS604 SN54LS/74LS605 SN54LS/74LS606 SN54LS/74LS607

OCTAL 2-INPUT MULTIPLEXED LATCHES

LOW POWER SCHOTTKY



FUNCTION TABLE

	ı	OUTPUTS					
A1-A8	B1-B8	SELECT A/B	СГОСК	Y1-Y8			
A data	B data	L	+	B data			
A data	B data	Н	+	A data			
Х	X	x	L	Z or Off			
X	x	L	н	B register stored data			
X	×	н	н	A register stored data			

H = high level (steady state)

L = low level (steady state) Z = high-impedance state

 $\label{eq:constraint} \textbf{X} = \text{Irrelevant} \qquad \textbf{Z} = \text{high-impedance sta} \\ \textbf{Off} = \textbf{H} \text{ if pull-up resistor is connected to open-collector output}$

= transition from low to high level

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\/.	1	54			0.7	.,	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	е		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.4	3.4		٧	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}		
VOH	Output HIGH Voltage	74	2.4	3.1		٧	or V _{IL} per Truth Table		
		54,74		0.25	0.4	٧	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,		
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table		
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$		
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_0 = 0.4 V$		
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
lн	Input HIGH Current				-0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
I _I L	Input LOW Current	A,B			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
'IL	Impat 2011 ourient	CK, Select	i		-0.2	mA	- VCC - IVIDAN, VIIN - 0.4 V		
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
lcc	Power Supply Current				70	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C

		LS604 LIMITS				LS606			
SYMBOL	PARAMETER				LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Select A/B̄, Data: A = H, B = L		15 23	25 35		36 16	50 30	ns	
^t PLH ^t PHL	Select A/ \overline{B} , Data: A = L, B = H		31 19	45 30		22 22	35 35	ns	V _{CC} = 5.0 V C _L = 45 pF,
^t PZH ^t PZL	Clock to Output		19 27	30 40		27 35	40 50	ns	$R_L = 667 \Omega$
^t PLZ ^t PHZ	Clock to Output		20 15	30 25		20 15	30 25	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS		
tW	Clock Pulse Width	20			ns			
t _S	Setup Time	20			ns	V _{CC} = 5.0 V		
th	Hold Time	0			ns			

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS	
STIVIDUL	PANAIVIETEN	TANAMETER		TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7			put LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	Э		-0.65	-1.5	٧	V _{CC} = MIN, I _I	N = −18 mA	
¹ ОН	Output HIGH Current	54,74			250	μΑ	V _{CC} = MIN, V	OH = MAX	
		54,74		0.25	0.4	٧		V _{CC} = V _{CC} MIN,	
V _{OL}	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX,	/ _{IN} = 7.0 V	
1 _L	Input LOW Current	A,B			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
'IL	Impact 2017 Surrent	CK, Select			-0.2	mA		· IIV 0.4 v	
lcc	Power Supply Current				60	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25^{\circ}C$


0.44501	MBOL PARAMETER		LS605		LS607			UNITS	
SYMBOL	PARAMETER		LIMITS			LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
tPLH tPHL	Select A/B̄, Data: A = H, B = L		28 28	40 40		51 21	70 30	ns	Vcc = 5.0 V
^t PLH ^t PHL	Select A/B, Data: A = L, B = H		39 25	60 40		28 28	40 40	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
^t PLH ^t PHL	Clock to Output		27 25	40 40		30 32	45 45	ns	

AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	CONDITIONS		
STIVIBUL		MIN	TYP	MAX	UNITS	CONDITIONS		
tW	Clock Pulse Width	20			ns			
ts	Setup Time	20			ns	V _{CC} = 5.0 V		
th	Hold Time	0			ns			

MOTOROLA


DESCRIPTION — The SN54LS/74LS620 thru SN54LS/74LS623 series are octal bus transceivers designed for asynchronous two-way communication between data buses. Control function implementation allows maximum timing flexibility. Enable inputs may be used to disable the device so that buses are effectively isolated. Depending on the Logic Levels at the enable inputs, Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus. The dual-enable configuration gives the LS620 thru LS623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled all other data sources to the two sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the LS621 and LS623 devices or complementary for the LS620 and LS622.



SN54LS/74LS620 SN54LS/74LS621 SN54LS/74LS622 SN54LS/74LS623

OCTAL BUS TRANSCEIVERS

LOW POWER SCHOTTKY



FUNCTION TABLE

ENABLE	INPUTS	OPER	OPERATION							
ĞВА	GAB	LS620, LS622	LS621, LS623							
L	L	B data to A bus	B data to A bus							
Н	Н	Ā data to B bus	A data to B bus							
Н	L	Isolation	Isolation							
L	н	B data to A bus, A data to B bus	B data to A bus A data to B bus							

H = high level, L = low level, X = irrelevant

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA

SYMBOL		ARAMETER		İ	LIMITS		UNITS	TECT	CONDITIONS
STIVIBUL	Ρ/	AKAIVIETEK		MIN	TYP	MAX	UNITS	1651	CONDITIONS
ViH	Input HIGH Vo	oltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
.,		1.	54			0.5			put LOW Voltage for
V _{IL}	Input LOW Vo	itage	74			0.6	V	All Inputs	
V _{T+} V _T	Hysteresis			0.2	0.4		V	V _{CC} = MIN	
VIK	Input Clamp D	iode Voltage			-0.65	-1.5	V	V _{CC} = MIN, III	N = −18 mA
VOH	Output HIGH	Voltage	54,74	2.4	3.4		V	V _{CC} = MIN, I _C	0H = −3.0 mA
*On	Cuput mon	Voltago	54,74	2.0			V	V _{CC} = MIN, I _C	_{OH} = MAX
.,			54,74		0.25	0.4	V	I _{OL} = 12 mA	VCC = VCC MIN,
VOL	Output LOW \	/oltage	74		0.35	0.5	٧	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
lozh	Output Off Cu	rrent HIGH				20	μΑ	V _{CC} = MAX, \	OUT = 2.4 V
lozL	Output Off Cu	rrent LOW				-400	μΑ	V _{CC} = MAX, \	OUT = 4.0 V
		A or B, GB	A or GAB			20	μΑ	V _{CC} = MAX, \	/ _{IN} = 2.7 V
Ιн	Input HIGH	GBA or GA	В			0.1	mA	V _{CC} = MAX, \	/ _{IN} = 7.0 V
	Current	A or B				0.1	mA	V _{CC} = MAX, \	/IN = 5.5 V
l _{IL}	Input LOW Cu	rrent				-0.4	mA	V _{CC} = MAX, \	/IN = 0.4 V
los	Short Circuit C	Current		-40		-225	mA	V _{CC} = MAX	
	Power Supply Total Output					70			
lcc	Total, Output	LOW				90	mA	$V_{CC} = MAX$	
	Total at HIGH	١z				95	1		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

			LS620			LS623			
SYMBOL	PARAMETER	LIMITS			LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay A to B		6.0 8.0	10 15		8.0 11	15 15	ns	
^t PLH ^t PHL	Propagation Delay B to A		6.0 8.0	10 15		8.0 11	15 15	ns	C _L = 45 pF,
^t PZL ^t PZH	Output Enable Time GBA to A		31 23	40 40		31 26	40 40	ns	$R_L = 667 \Omega$
^t PZL ^t PZH	Output Enable Time GAB to B		31 23	40 40		31 26	40 40	ns	
^t PLZ ^t PHZ	Output Disable Time GBA to A		15 15	25 25		15 15	25 25	ns	$C_{l}=5.0 pF$
^t PLZ ^t PHZ	Output Disable Time GAB to B		15 15	25 25		15 15	25 25	ns	σ <u>ι</u> σ.σ μι

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 /5	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	mA
lor	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS	
31WIDOL	TANAMETER	174VAVETEN		TYP	MAX	ONITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.5	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.6	V	All Inputs		
V _{T+} V _T -	A or B Input		0.2	0.4		V	V _{CC} = MIN		
VIK	Input Clamp Diode Voltage	9		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
		54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	V _{IN} = 2.7 V	
lН	Input HIGH Current				-0.1	mA	$V_{CC} = MAX, V$	V _{IN} = 7.0 ∨	
ŊĹ	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	V _{IN} = 0.4 V	
lcc	Power Supply Current Total, Output HIGH				70	mA	V _{CC} = MAX		
	Total, Output LOW				90	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

			LS621		LS622					
SYMBOL	PARAMETER	LIMITS				LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
^t PLH ^t PHL	Propagation Delay A to B		17 16	25 25		19 14	25 25	ns		
^t PLH ^t PHL	Propagation Delay B to A		17 16	25 25		19 14	25 25	ns	$C_L = 45 \text{ pF},$	
^t PLH ^t PHL	Output Disable Time GBA to A		23 34	40 50		26 43	40 60	ns	$R_L = 667 \Omega$	
^t PLH ^t PHL	Output Disable Time GAB to B		25 37	40 50		28 39	40 60	ns		



DESCRIPTION — These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (\vec{G}) can disable the device so that the buses are effectively isolated.

DEVICE	OUTPUT	LOGIC
LS640	3-State	Inverting
LS641	Open-Collector	True
LS642	Open-Collector	Inverting
LS643	3-State	True and Inverting
LS644	Open-Collector	True and Inverting
LS645	3-State	True

FUNCTION TABLE


CON	CONTROL		OPERATION			
INF	INPUTS LS640		LS641	LS643		
Ĝ	DIR	LS642	LS645	LS644		
L	L	B data to A bus	B data to A bus	B data to A bus		
L	Н	Ā data to B bus	A data to B bus	Ā data to B bus		
Н	Х	Isolation	Isolation	Isolation		

H = High level, L = low level, X = ırrelevant

SN54LS/74LS640 thru SN54LS/74LS645

OCTAL BUS TRANSCEIVERS

LOW POWER SCHOTTKY



SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lor	Output Current — Low	54 74			12 24	mA

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PANAIVIETE	·	MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
.,		54			0.5		Guaranteed Input LOW Voltage for
VIL	Input LOW Voltage	74			0.6	V	All Inputs
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54,74	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = -3.0 \text{ mA}$
•ОП	Output mon voltage	54,74	2.0			V	V _{CC} = MIN, I _{OH} = MAX
	0	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$
IOZL	Output Off Current LOW				-400	μΑ	V _{CC} = MAX, V _{OUT} = 0.4 V
		A or B, DIR or \overline{G}			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
lін	Input HIGH Current	DIR or G			0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$
		A or B			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
l _{IL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit Cur	rent	-40		-225	mA	V _{CC} = MAX
loc	Power Supply Current Total Output HIGH				70	mA	$V_{CC} = MAX$
lcc	Total Output LOW				90] '''	VCC — IVIAA
	Total at HIGH Z				95	1	

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

0.4					1	LIMITS	3					
SYMBOL	PARAMETER		LS640)		LS643			LS645	5	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay, A to B		6.0 8.0	10 15		6.0 9.0	10 15		8.0 11	15 15	ns	
^t PLH ^t PHL	Propagation Delay, B to A		6.0 8.0	10 15		8.0 11	15 15		8.0 11	15 15	ns	C _L = 45 pF,
^t PZL ^t PZH	Output Enable Time G, DIR to A		31 23	40 40		32 27	45 40		31 26	40 40	ns	$R_L = 667 \Omega$
^t PZL ^t PZH	Output Enable Time G, DIR to B		31 23	40 40		32 23	45 40		31 26	40 40	ns	
^t PLZ ^t PHZ	Output Disable Time G, DIR to A		15 15	25 25		15 15	25 25		15 15	25 25	ns	$C_{I} = 5.0 pF$
tPLZ tPHZ	Output Disable Time G, DIR to B		15 15	25 25		15 15	25 25		15 15	25 25	ns	од 5.0 рг

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54,74			5.5	V
lor	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		LINUTC	TECT	CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	ST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.5	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.6	V	All Inputs		
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	V	V _{CC} = MIN, II	N = -18 mA	
ЮН	Output HIGH Current	54,74			100	μΑ	V _{CC} = MIN, V	OH = MAX	
		54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ _{IN} = 2.7 ∨	
ήн	Input HIGH Current				-0.1	mA	V _{CC} = MAX, V	/ _{IN} = 7.0 V	
IJĹ	Input LOW Current				-0.4	mA	V _{CC} = MAX, V	/ _{IN} = 0.4 V	
	Power Supply Current								
	Total, Output HIGH				70	mA	V _{CC} = MAX		
Icc	Total, Output LOW				90	mA	V _{CC} = MAX		
	Total at HIGH Z				95	mA	V _{CC} = MAX		

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

0.4.00.						LIMITS	3					
SYMBOL	PARAMETER		LS641			LS642	2		LS644		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay, A to B		17 16	25 25		19 14	25 25		17 14	25 25	ns	
^t PLH ^t PHL	Propagation Delay, B to A		17 16	25 25		19 14	25 25		19 16	25 25	ns	C _L = 45 pF,
^t PLH ^t PHL	Propagation Delay, G, DIR to A		23 34	40 50		26 43	40 60		26 43	40 60	ns	$R_L = 667 \Omega$
^t PLH ^t PHL	Propagation Delay, G, DIR to B		25 37	40 50		28 39	40 60		25 37	40 50	ns	



DESCRIPTION — The SN54LS/74LS668 and SN54LS/74LS669 are synchronous 4-bit up/down counters. The LS668 is a decade counter and the LS669 is a 4-bit binary counter. For high speed counting applications, these presettable counters feature an internal carry look-ahead for cascading purposes. By clocking all flip-flops simultaneously so the outputs change coincident with each other (when instructed to do so by the count enable inputs and internal gating) synchronous operation is provided. This helps to eliminate output counting spikes, normally associated with asynchronous (ripple-clock) counters. The four master-slave flip-flops are triggered on the rising (positive-going) edge of the clock waveform by a buffered clock input.

Circuitry of the load inputs allows loading with the carry-enable output of the cascaded counters. Because loading is synchronous, disabling of the counter by setting up a low level on the load input will cause the outputs to agree with the data inputs after the next clock pulse.

Cascading counters for N-bit synchronous applications are provided by the carry look-ahead circuitry, without additional gating. Two countenable inputs and a carry output help accomplish this function. Countenable inputs (\overline{P} and \overline{T}) must both be low to count. The level of the up-down input determines the direction of the count. When the input level is low, the counter counts down, and when the input is high, the count is up. Input \overline{T} is fed forward to enable the carry output. The carry output will now produce a low level output pulse with a duration \approx equal to the high portion of the Ω_A output when counting up and when counting down \approx equal to the low portion of the Ω_A output. This low level carry pulse may be utilized to enable successive cascaded stages. Regardless of the level of the clock input, transitions at the \overline{P} or \overline{T} inputs are allowed. By diode-clamping all inputs, transmission line effects are minimized which allows simplification of system design.

Any changes at control inputs (ENABLE \overline{P} , ENABLE \overline{T} , LOAD, UP/DOWN) will have no effect on the operating mode until clocking occurs because of the fully independant clock circuits. Whether enabled, disabled, loading or counting, the function of the counter is dictated entirely by the conditions meeting the stable setup and hold times.


PROGRAMMABLE LOOK-AHEAD UP/DOWN BINARY/DECADE COUNTERS


- FULLY SYNCHRONOUS OPERATION FOR COUNTING AND PROGRAMMING
- INTERNAL LOOK-AHEAD FOR FAST COUNTING
- CARRY OUTPUT FOR n-BIT CASCADING
- FULLY INDEPENDENT CLOCK CIRCUIT
- BUFFERED OUTPUTS

SN54LS/74LS668 SN54LS/74LS669

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

LOW POWER SCHOTTKY





SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS
STIVIBUL	PANAIVIETE	١	MIN	TYP	MAX	UNITS	1231	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7		Guaranteed In	put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
V _{IK}	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, III	N = −18 mA
		54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or V _{IL} per Trut	h Table
		54,74		0.25	0.4	٧		V _{CC} = V _{CC} MIN,
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
		Others			20	μΑ	V _{CC} = MAX, \	/m = 2.7.V
		Load			40	μΑ		/IN - 2.7 V
ΊΗ	Input HIGH Current	Others			0.1	mA	V _{CC} = MAX, \	/w = 70V
		Load			0.2	mA		71N — 7.0 V
ήL	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, \	/m = 0.4.V
'IL	input LOVY Current	Load			-0.8	mA	T VCC - IVIAX, (/IIV 0.7 V
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				34	mA	V _{CC} = MAX	


AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETED		LIMITS		LINUTC	TECT COMPITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	32		MHz	
^t PLH ^t PHL	Propagation Delay, Clock to RCO		26 40	40 60	ns	
^t PLH ^t PHL	Propagation Delay Clock to Any Q		18 18	27 27	ns	C _L = 15 pF
^t PLH ^t PHL	Enable to RCO		11 29	17 45	ns	
^t PLH ^t PHL	U/D to RCO		22 26	35 40	ns	


AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS
SYMBOL PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width	20			ns	
t _S	Data Setup Time	20			ns	
t _S	Enable Setup Time	35			ns	$V_{CC} = 5.0 \text{ V}$
t _S	Load Setup Time	25			ns	• CC - 3.0 V
t _S	U/D̄ Setup Time	30			ns	
th	Hold Time, Any Input	0			ns	

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS





DESCRIPTION — The TTL/MSI SN54LS/74LS670 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS170 provides a similar function to this device but it features open-collector outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS BY n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- 3-STATE OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

PIN NAMES

		HIGH	LOW
D ₁ -D ₄	Data Inputs	0.5 U.L.	0.25 U.L
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L
Ēw	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L
R _A , R _B	Read Address Inputs	0.5 U.L.	0.25 U.L
ĒR	Read Enable (Active LOW) Input	1.5 U.L.	0.75 U.L
Q1-Q4	Outputs (Note b)	65(25) U.L.	15(7.5) U.L

NOTES:


a. 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.


SN54LS670 SN74LS670

4 x 4 REGISTER FILE WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY








J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

LOGIC DIAGRAM



 \bigcirc = Pin Numbers V_{CC} = Pin 16 GND = Pin 8

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

SYMBOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
ViH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7		Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
V _{IK}	Input Clamp Diode Voltag	e		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{II}	
Vон	Output HIGH Voltage	74	2.4	3.1		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_0 = 0.4 V$	
	Input HIGH Current D, R, W E _W E _R				20 40 60	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
lін	D, R, W EW ER				0.1 0.2 0.3	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
lιL	Input LOW Current D, R, W Ē _W Ē _R				-0.4 -0.8 -1.2	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
cc	Power Supply Current				50	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	1	LIMITS		UNITS	CONDITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS
tPLH tPHL	Propagation Delay, R _A or R _B to Output		23 25	40 45	ns	
^t PLH ^t PHL	Propagation Delay, E _W to Output		26 28	45 50	ns	$V_{CC} = 5.0 V$ $C_{L} = 45 pF$
^t PLH ^t PHL	Propagation Delay, Data to Output		25 23	45 40	ns	
^t PZH ^t PZL	Output Enable Time		15 22	35 40	ns	
^t PLZ ^t PHZ	Output Disable Time		16 30	35 50	ns	$C_L = 5.0 pF$

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS			
tW	Pulse Width	25			ns			
t _S	Setup Time, (D)	10	,		ns			
t _S	Setup Time, (W)	15			ns	/		
th	Hold Time (D)	15			ns	$V_{CC} = 5.0 \text{ V}$		
th	Hold Time (W)	5.0			ns			
t _{rec}	Recovery Time	25			ns			

AC WAVEFORMS




Fig. 2

Fig. 1




Fig. 3



DESCRIPTION — The SN54LS/74LS673 and SN54LS/74LS674 are 3-state 16-bit shift registers.

The LS673 is a 16-bit shift register and a 16-bit storage register in a single package. Serial entry and/or data reading is accomplished via a 3-state input/output (SER/Q15) port to the shift register.

Since the storage register is connected in a parallel data loop with the shift register, it may be asynchronously cleared by taking the storeclear input to a low state. The storage register may be parallel loaded with data from the shift register to provide status of the shift register via the parallel outputs. Upon command, the shift register may be parallel loaded with storage register data.

When a high logic level exists at the chip-select (\overline{CS}) input, both the shift register and storage register clocks are disabled, and the SER/Q15 is placed in a high impedance state. The store-clear function is not disabled by the chip-select.

CAUTION! To prevent false clocking of either the shift register or storage register via the chip-select input, the shift clock should be low during low-to-high transistion and the store clock should be low during the high-to-low transistion of chip-select.

The LS674 is a 16-bit parallel-in, serial-out shift register. Access for serial data entry or reading the shift register word in a recirculating loop is provided by a 3-state input/output (SER/Q15) port.

The LS674 has four basic modes of operation:


- 1. Hold
- 2. Write
- 3. Read
- 4. Load

CAUTION! Transistion from low-to-high level at the chip-select input should be made only when the clock input is low to avoid false clocking.

SN54LS/74LS673 SN54LS/74LS674

16-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY



FUNCTION TABLES

SN54LS/74LS673

		INPUT	s		SER/		SHIFT REGIS	STER FUNCTIONS	ER FUNCTIONS			
ĈŜ	R/W	SH CLK	STRCLR	MODE/	Q15 SHIFT		READ FROM	WRITE INTO	PARALLEL	FUNC	TIONS	
				STRCLK			SERIAL OUTPUT	SERIAL OUTPUT	LOAD	CLEAR	LOAD	
н	Х	×	×	х	Z	NO	NO	NO	NO		NO	
X	Х	х	L	X						YES		
L	L	+	Х	х	Z	YES	NO	YES	NO			
L	Н	X	X	X	Q15		YES	NO		1	NO	
L	Н	+	X	L	Q14n	YES	YES	NO	NO		NO	
L	н		L	н	L	NO	YES		YES	YES	NO	
L	Н	+	Н	н	Y15n	NO	YES		YES	NO	NO	
L	L	Х	Н	+	Z		NO	· ·	NO	NO	YES	

SN54LS/74LS674

	IN	PUTS		SER/	
cs	R/W	MODE	CLK	Q15	OPERATION
Н	Х	Х	Х	Z	Do nothing
L	L	Х	ŧ	Z	Shift and write (serial load)
L	Н	L	ŧ	Q14n	Shift and read
L	Н	Н	+	P15	Parallel load

H = high level (steady state)

L = low level (steady state)

transition from low to high level

X = irrelevant (any input including transitions)

Z = high impedance, input mode Q14n = content of 14th bit of the shift register before


the most recent ↓ transition of the clock.

Q15 = present content of 15th bit of the shift register

Y15n = content of the 15th bit of the storage register before the most recent ↓ transition of the clock.

P15 = level of input P15

BLOCK DIAGRAMS



SYMBOL	PARAME	TER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Tempera	ture Range	54 74	-55 0	25 25	125 70	°C
10н	Output Current — High	SER/Q15 SER/Q15	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	SER/Q15 SER/Q15	54 74			12 24	mA
ЮН	Output Current — High	Y0-Y15	54,74			-0.4	mA
loL	Output Current — Low	Y0-Y15 Y0-Y15	54 74			4.0 8.0	mA

SYMBOL	PARAMETER	2		LIMITS		UNITS	TEST CONDITIONS	
STIVIDOL	TANAMETER	1	MIN	TYP	MAX	ONITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7		Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.2		V	V _{CC} = MIN, I _{OH} = MAX	
*OH	SER/Q15	74	2.4	3.2		V	TOC IVIIII, IOH IVIII	
VOH	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX	
∙он	Y0-Y15	74	2.7	3.4		V	VCC NIIIV, IOH WOO	
.,		54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA} V_{CC} = V_{CC} \text{ MIN},$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
^I OZH	Output Off Current HIGH				40	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V	
lozL	Output Off Current LOW				-400	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
lн	Input HIGH Current	Others SER/Q15			20 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
חויי	input man current	Others SER/Q15			0.1 0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$ $V_{CC} = MAX, V_{IN} = 5.5 V$	
lL.	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Short Circuit Current	YO-Y15 LS673	-20		-100	mA	V _{CC} = MAX	
		SER/Q15	-30		-130	mA	1	
loo	Power Supply Current	LS674			40	mA	V _{CC} = MAX	
cc	a cover Supply Current	LS673			80] "'^	ACC - INIAX	

AC CHARACTERISTICS: $T_A = 25^{\circ}C$

SYMBOL	PARAMETER			LIM	ITS			UNITS	TEST CONDITIONS
STWIDGE	TANAMETER		LS673			LS674		ONITO	1231 CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency	20	28		20	28		MHz	
^t PLH ^t PHL	Propagation Delay, MODE/STRCLK to Y0-Y15		28 30	45 45				ns	
^t PHL	Propagation Delay, STRCLR to Y0-Y15		25	40				ns	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay, SH CLK to SER/Q15		21 26	33 40					$C_L = 45 \text{ pF},$ $R_L = 667\Omega$
^t PLH ^t PHL	Propagation Delay, CLK to SER/Q15					21 26	33 40	ns	,
^t PZH ^t PZL	Output Enable Time, \overline{CS} , R/ \overline{W} to SER/Q15		30 30	45 45		30 30	45 45	ns	
^t PLZ ^t PHZ	Output Disable Time, $\overline{\text{CS}}$, R/ $\overline{\text{W}}$ to SER/Q15		25 25	40 40		25 25	40 40	ns	$C_L = 5.0 pF$

AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Clock Clear Pulse Width	20			ns	
t _S	Setup Time, SER/Q15, P0-P15	20			ns	$V_{CC} = 5.0 \text{ V}$
t _s	Setup Time, MODE, R/W, CS	35			ns	VCC 5.5 V
^t h	Hold Time, Any Input	0			ns	·



DESCRIPTION — The SN54LS/74LS682 thru SN54LS/74LS689 are 8-bit magnitude comparators. These device types are designed to perform comparisons between two eight-bit binary or BCD words. All device types provide $\overline{P}=\overline{Q}$ outputs and the LS682 thru LS687 have $\overline{P}>\overline{Q}$ outputs also.

The LS682, LS684, LS686 and LS688 are totem pole devices. The LS683, LS685, LS687 and LS689 are open-collector devices.

The LS682 and LS683 have a 20 $k\Omega$ pullup resistor on the Ω inputs for analog or switch data.

SN54LS/74LS682 thru SN54LS/74LS689

8-BIT MAGNITUDE COMPARATORS


LOW POWER SCHOTTKY

FUNCTION TABLE

	INPUTS		OUTPUTS			
DATA	ENAB	LES				
P, Q	Ğ, <u>G</u> 1	G2	P = Q	$\overline{P > Q}$		
P = Q	L	L	L	н		
P > Q	L	L	н	L		
P < Q	L	L) н	н		
Х	н	Н	н	Н		

H = high level, L = low level, X = irrelevant


TYPE	$\overline{P} = \overline{Q}$	$\overline{P > Q}$	OUTPUT ENABLE	OUTPUT CONFIGURATION	PULLUP
LS682	yes	yes	no	totem-pole	yes
LS683	yes	yes	no	open-collector	yes
LS684	yes	yes	no	totem-pole	no
LS685	yes	yes	no	open-collector	no
LS686	yes	yes	yes	totem-pole	no
LS687	yes	yes	yes	open-collector	no
LS688	yes	no	yes	totem-pole	no
LS689	yes	no	yes	open-collector	no



SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			12 24	mA


SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7] ,,		put LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V$			
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
VOL Output LOW Voltage	0	54,74		0.25	0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
					20	μΑ	$V_{CC} = MAX,$	V _{IN} = 2.7 V	
liH lnpu	Input HIGH Current	LS682-Q Inputs			0.1	mA	V _{CC} = MAX, Y	V _{IN} = 5.5 V	
		Others			0.1	mA	V _{CC} = MAX,	V _{IN} = 7.0 V	
ال	Input LOW Current	LS682-Q Inputs			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 \text{ V}$		
"	mpar 2011 Garrone	Others			-0.2	mA			
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX		
¹ cc	Power Supply Current	LS682			70	mA			
		LS684			65	mA	V _{CC} = MAX		
		LS686			75	mA			
		LS688			65	mA			

BLOCK DIAGRAMS



MOTOROLA SCHOTTKY TTL DEVICES

BLOCK DIAGRAM



SN54LS/74LS688, LS689

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			12 24	mA

SYMBOL	DADAMETER	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	\ \	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
	54			250	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
ЮН	Output HIGH Current	74			100	μΑ	VCC - MIN, VOH - MAX	
		54,74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,	
V _{OL} Out	Output LOW Voltage	74		0.35	0.5	V	IOL = 24 mA VIN = VIL or VIH per Truth Table	
I _{IH} Input HIGH Co					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
	Input HIGH Current	LS683-Q Inputs			0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$	
		Others			0.1	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$	
lıL.	IL Input LOW Current	LS683-Q Inputs			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
'IL		Others			-0.2	mA		
lcc	Power Supply Current	LS683			70	mA		
		LS685			65	mA	$V_{CC} = MAX$	
		LS687			75	mA		
		LS689			65	mA]	

AC CHARACTERISTICS: $T_A = 25$ °C

SN54LS/74LS682

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		13 15	25 25	ns		
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P = Q}$		14 15	25 25	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 45 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay, P to P > Q		20 15	30 30	ns	$R_L = 667 \Omega$	
^t PLH ^t PHL	Propagation Delay, Q to P>Q		21 19	30 30	ns		

SN54LS/74LS683

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	Lesi Conditions
[†] PLH [†] PHL	Propagation Delay, P to $\overline{P = Q}$		30 20	45 30	ns	
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P = Q}$		24 23	35 35	ns	$V_{CC} = 5.0 \text{ V}$ $C_1 = 45 \text{ pF}$
^t PLH ^t PHL	Propagation Delay, P to P>Q		31 17	45 30	ns	$C_L = 45 \text{ pr}$ $R_L = 667 \Omega$
^t PLH ^t PHL	Propagation Delay, Q to P > Q		30 21	45 30	ns	*

SN54LS/74LS684

SYMBOL	DADAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, P to $\overline{P = Q}$		15 17	25 25	ns	,
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		16 15	25 25	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 45 \text{ pF}$
^t PLH ^t PHL	Propagation Delay, P to P>Q		22 17	30 30	ns	$R_L = 667 \Omega$
tPLH tPHL	Propagation Delay, Q to P>Q		24 20	30 30	ns	

SN54LS/74LS685

CVMDOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNLIS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, P to $\overline{P = Q}$		30 19	45 35	ns	
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 23	45 35	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 45 \text{ pF}$
^t PLH ^t PHL	Propagation Delay, P to P > Q		32 16	45 35	ns	$R_L = 667 \Omega$
^t PLH ^t PHL	Propagation Delay, Q to P > Q		30 20	45 35	ns	

AC CHARACTERISTICS: $T_A = 25^{\circ}C$

SN54LS/74LS686

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, P to $\overline{P = Q}$		13 20	25 30	ns		
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		13 21	25 30	ns		
^t PLH ^t PHL	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		11 19	20 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 45 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay, P to P>Q		19 15	30 30	ns	$R_L = 667 \Omega$	
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P > Q}$		18 19	30 30	ns		
tPLH tPHL	Propagation Delay, G2 to P > Q		21 16	30 25	ns		

SN54LS/74LS687

SYMBOL	PARAMETER		LIMITS		LINUTC	TECT COMPLETIONS
SYMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 20	35 30	ns	
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 20	35 30	ns	
^t PLH ^t PHL	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		21 18	35 30	ns	$V_{CC} = 5.0 V$ $C_{I} = 45 pF$
^t PLH ^t PHL	Propagation Delay, P to $\overline{P > Q}$		24 16	35 30	ns	$R_L = 667 \Omega$
^t PLH ^t PHL	Propagation Delay, Q to $\overline{P > Q}$		24 16	35 30	ns	
^t PLH ^t PHL	Propagation Delay, $\overline{G2}$ to $\overline{P > Q}$		24 15	35 30	ns	

SN54LS/74LS688

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		12 17	18 23	ns		
tPLH tPHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		12 17	18 23	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 45 \text{ pF}$	
tPLH tPHL	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = Q$		12 13	18 20	ns	$R_L = 667 \Omega$	

SN/54LS/74LS689

SYMBOL	DADAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 22	40 35	ns	
tPLH tPHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 22	40 35	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$ $R_1 = 667 \Omega$
tPLH tPHL	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		22 19	35 30	ns	n[– 00/ 12



DESCRIPTION — These monolithic devices are programmable, cascadable, modulo-N-counters. The SN54LS/74LS716 can be programmed to divide by any number (N) from 0 thru 9, the SN54LS/ 74LS718 from 0 thru 15.

The parallel enable (\overline{PE}) input enables the parallel data inputs D0 thru D3. All zeros are entered into the counter by applying a logic "0" level to the master reset (MR) and PE inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of the Clock.

Modulo-N counters are useful in frequency synthesizers, in phaselocked loops, and in other applications where a simple method for frequency division is needed.

All Types:

Input Loading Factor: Clock. PE = 2 DO, D1, D2, D3, Gate = 1 $\overline{\text{MR}} = 4$

Output Loading Factor = 8

Total Power Dissipation = 85 mW typ/pkg Propagation Delay Time: Clock to Q3 = 50 ns typ Clock to Bus = 35 ns typ

SN54LS/74LS718

Q3 Q2 Q1 Q0

COUNT

15

OUTPUT

1 0 0 1


0 0

SI	N54LS	/74LS	14 13	1	1			
		OUT	PUT		12 11	1	0	
COUNT	Q3	Q2	Q1	QO	10	1	0	
9	1	0	0	1	9	1	0	
8	1	0	0	ò	8	1	0	L
7	0	1	1	1	7	0	1	Г
6	0	1	1	0	6	0	1	l
5	0	1	0	1	5	0	1	
4	0	1	0	0	4	0	1	
3	0	0	1	1	3	0	0	
2	0	0	1	0	2	0	0	l
1	0	0	0	1	1	0	0	
0	0	0	0	0	0	0	0	

SN54LS/74LS716 SN54LS/74LS718


PROGRAMMABLE MODULO-N COUNTERS

LOW POWER SCHOTTKY




LOGIC DIAGRAMS


SN54LS/74LS716




SN54LS/74LS718



SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



Note: 1 Counter programmed for ÷8 operation, Pin 13 is the resistor pin, and left open



SWITCHING TIME TEST PROCEDURES (TA = 25°C) (Letters shown in test columns refer to waveforms.)


				INPUT		OUT	PUT			
		Clock	Gate	D3, PE, MR	MR Bus Q3			LIMITS		
TEST	SYMBOL	Pin 6	Pin 4	Pins 5, 11, 14	Pins 2, 3, 10	Pin 12	Pin 1	Min	Max	Unit
Toggle Frequency (Check before measuring propagation delay.)	f _{tog}	Т	Т	Gnd	2.5 V	_	U	8.0		MHz
Propagation Delay Clock to Bus	tPLH	V	V	Gnd	2.5 V	w	_	_	65	ns
Propagation Delay Gate to Q3	tPLH	Y	Y	Gnd	2.5 V	_	z	_	35	ns
Propagation Delay Clock 1 to Q3 SN54LS/74LS716	^t PHL	v	V	Gnd	2.5 V		x		45	ns
SN54LS/74LS718								_	78	ns

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lor	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\ /	L 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	е		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
Vон	Output HIGH Voltage	74	2.4	3.5		V	or V _{IL} per Truth Table	
		54,74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA V _{IN} = V _{IL} or V _{IH} per Truth Table	
	Input HIGH Current Data, Clock, Gate Enable MR				20 40 80	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΉΗ	Data, Clock, Gate Enable MR				0.1 0.2 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
lı∟	Input LOW Current Data, Clock, Gate Enable MR				-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
		Others	-30		-130	mA		
los	Short Circuit Current	R Output	-1.8		-3.8	mA	$V_{CC} = MAX$	
lcc	Power Supply Current	-		17	32	mA	V _{CC} = MAX	






Fig. 1 — SINGLE-STAGE OPERATION

OPERATING CHARACTERISTICS

Operation of both counters is essentially the same. The SN54LS/74LS716 has a maximum modulus of ten while the SN54LS/74LS718 is capable of dividing by up to sixteen. Minor differences in the programming procedure will be covered in the discussion of cascaded stages.

Suitable connections for operating a single stage are shown in Figure 1, as well as appropriate waveforms. The desired modulus is applied to the data inputs D0, D1, D2, and D3 in binary SN74LS718 or binary coded decimal SN74LS716 positive logic format. If a number greater than nine (BCD 1001) is applied to the SN74LS716 it treats the most significant bit position as a zero; if for example, binary fourteen (1110) were applied to an SN74LS716 the counter would divide by six. BCD eight is programmed in Figure 1. As $\overline{\text{PE}}$ is taken low the states on the parallel inputs are transferred to their respective outputs. Subsequent positive transitions of the input clock will decrement the counter until the all zero state is detected by the bus gate. The resulting positive transition of the bus line is internally inverted and fed back to the preset gating circuitry but does not yet preset the counter since the gate-clock input is still high. As the clock returns to the low state the counter is set to the programmed state, taking the bus line low. The net result is one positive pulse on the bus line for every N clock pulses. The output pulse width is approximately equal to one clock pulse high time.

Operation will continue in this fashion until the data on the programmable inputs is changed. Since the preset circuitry is inhibited except when the counter is in the zero state, preset data may be changed while clocking is occurring. If it is necessary to enter a new number before the counter has reached zero this can be done by momentarily taking \overline{PE} low. Countdown will continue from the new number on the next positive clock transition.

The counters can be made to divide by 10 (SN74LS716) or 16 (SN74LS718) by inhibiting the preset logic. This may be done by either holding the gate input high or by holding the bus line low.

The normal connections for cascading stages are indicated in Figure 2, with the appropriate waveforms. Note that the gate input of each stage is connected to the clock; all bus outputs are tied to one of the internal pullup resistors, R. The total modulus for cascaded SN74LS716's is determined from NT = N $_0$ + 10N1 + 100N2 + . . .; NT for SN74LS718's is given by NT = N $_0$ + 16N1 + 256N2+ . . . Stated another way, the BCD equivalent of each decimal digit is applied to respective SN74LS716 stages while the data inputs of the SN74LS718 stages are treated as part of one long binary number. The difference in programming is illustrated in Figure 2 where NT = 245 is coded for both counter types.

Cascaded operation can be further clarified by referring to the timing diagram of Figure 2. For the SN74LS716 counting begins with the first positive clock transition after the data has been set in. After the five clock pulses, the least-significant stage has been counted down to zero. The bus line does not go high at this time since the three bus terminals are wire-ORed and the other two stages are not in the zero state. Since no reset occurs, the next positive clock edge advances the least significant stage to the nine (1001) state, causing the second stage to be decremented. The process continues in this manner with the least significant stage now dividing by ten. The second stage eventually counts down to zero and also reverts to dividing by ten. Each pulse out of the second stage decrements the third until it reaches zero. At this time the bus line goes high; it remains high until the clock goes low, causing all three stages to be reset to the programmed count again.

Maximum operating frequency of the basic SN74LS716/718 counter is limited by the time required for reprogramming at the end of each count down cycle. Operation can be extended to approximately 25 MHz by adding an "early decode" feature as shown in Figure 3. The appropriate connections for three stages are shown; however up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all Parallel Enables are connected to the $\overline{\Omega}$ output of a type D flip-flop formed by gates G1 through G6; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input to the flip-flop. Four additional data inputs are provided for decoding the "two" state of the least significant stage. Circuit operation is illustrated in the waveforms of Figure 3 where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N=245 applied. Timing is now shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached. This condition causes the remaining D inputs to the flip-flop to be high. The next-to-last clock pulse of the cycle then triggers the flip-flop Ω output high. $\overline{\Omega}$ simultaneously takes the parallel enable of all stages low, resetting the programmed data to the output. The next input pulse clocks Ω ($f_{\Omega tt}$) back to the zero stage, since the data inputs to the flip-flop are no longer all high. The positive output pulse is one input clock period in duration. Note that division by N equal to 1 or 2 is not available using this method.




Fig. 2 — CASCADED OPERATION




Fig. 3 — INCREASING OPERATING RANGE

APPLICATIONS INFORMATION

A typical system application for programmable counters is illustrated in the frequency synthesizer shown in Figure 4. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} . Circuit operation is such that $f_{VCO} = Nf_{ref}$, where N is the divider ratio of the feedback counter.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divided-by-M ECL circuit as shown in Figure 5. For this configuration, $f_{VCO} = NMf_{ref}$, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since $f_{VCO} = Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 5, $f_{VCO} = NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref} = \text{channel spacing}/M$ but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure $6.^2$. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control counter for division by N_{MC} , and the




Fig. 4 — MTTL PHASE-LOCKED LOOP




Fig. 5 - MTTL-MECL PHASE-LOCKED LOOP

¹ See Motorola Application Note AN-535 and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation




Fig. 6 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER

programmable counter for division by N_{pc} . The prescaler will divide by (M+1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle. For this configuration,

$$f_{out} = \frac{f_{in}}{MN_{pc} + N_{mc}}$$

In terms of the synthesizer application, $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 7. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 as shown in Figure 7. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain.

A specific example of this technique is shown in Figure 8. There the feedback divider circuitry required for generating frequencies between the 144 MHz and 178 MHz with 30 kHz channel spacing is shown.²




Fig. 7 — FREQUENCY DIVISION: $f_0 = f_{in}/MN_{pc} = N_{mc}$

2. This application is discussed in greater detail in the MC 12014 Counter Control Logic data sheet.

MOTOROLA SCHOTTKY TTL DEVICES




Fig. 8 — 144 to 178 MHz FREQUENCY SYNTHESIZER WITH 30 kHz CHANNEL SPACING



Advance Information VOLTAGE CONTROLLED OSCILLATOR


DESCRIPTION — The SN74LS724 is a low power Voltage Controlled Oscillator. With an external capacitor connected across Pins 1 and 8, the output frequency can be varied over a 3.5 to 1 range by adjusting the control voltage input (V_{in}) from 1.0 to 5.0 volts.

The LS724 is ideal for video game and microcomputer applications. It can be used to generate sound IF, a colorburst reference, and/or a microprocessor clock. Also, the output rise and fall times are slow compared to standard LS logic so the generation of electromagnetic interference is reduced.


FEATURES:

- CAN BE USED AS A VOLTAGE CONTROLLED OR CRYSTAL CONTROLLED OSCILLATOR
- 8-PIN DIP REQUIRES MINIMAL PC BOARD SPACE
- REDUCED RISE AND FALL TIMES FOR LESS EMI
- LOW POWER 45 mW MAX

VOLTAGE CONTROLLED MULTIVIBRATOR



CRYSTAL OSCILLATOR




- *Cx is optional
- (Cx may be necessary to trim oscillator frequency or improve performance.)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

SN74LS724

VOLTAGE-CONTROLLED OSCILLATOR

LOW POWER SCHOTTKY



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
vcc	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
ГОН	Output Current — High			-0.4	mA
loL	Output Current — Low			4.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	PARAMETER		LIMITS	CONDITIONS	
SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
V _{OH}	Output HIGH Voltage	2.7		V	I _{OH} = -0.4 mA, V _{CC} = MIN
V _{OL}	Output LOW Voltage		0.5	V	I _{OL} = 4.0 mA, V _{CC} = MIN
IN	Input HIGH Current		100	μΑ	V _{IN} = 5.0 V, V _{CC} = MAX
los	Short Circuit Current	-8.0	-25	mA	V _O = 0 V, V _{CC} = MAX
¹ cc	Supply Current		8.5	mA	V _{CC} = MAX

AC CHARACTERISTICS: V_{CC} = 5.0 V, T_A = 25°C, C_L = 15 pF

CVAROU	TEGT	CONDITIONS		UNITS		
SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
f _{max*}	Maximum Operating Frequency	Cx = 10 pF, V _{IN} = 5.0 Vdc V _{CC} = 5.0 Vdc Load = 15 pF	11	16		MHz
fHIGH fLOW	Ratio of Frequency of Oscillation Over Specified Input Voltage Range	Cx = 100 pF V _{IN} HIGH = 5.0 Vdc V _{IN} LOW = 1.0 Vdc	3.5 to 1.0	4.0 to 1.0		_

^{*}Due to the low power nature of this device, some degradation of output swing can be expected as output frequency exceeds 9.0 MHz. With V_{CC} = 5.0 V, the guaranteed V_{OH} level drops from 2.7 volts at 9.0 MHz to 2.0 volts at 16 MHz.



For dc test purposes the LS724 output can be forced into a HIGH (VOH) or LOW (VOL) logic state as shown.

APPLICATIONS INFORMATION

In order to improve frequency stability, separate V_{CC} and ground pins are provided to allow the oscillator to be isolated from the logic power supply. However, both ground lines must be connected externally to ensure proper operation. It is also recommended that the oscillator V_{CC} be bypassed with a good RF type capacitor of 500 to 1000 pF.

When used as a voltage controlled oscillator, the center frequency can be approximated by:

$$f_c (MHz) \simeq \frac{130}{Cx (pF)} : V_{in} \simeq 4.25 \text{ V}$$

The relationship between control input voltage, external capacitance and output frequency can be found in Figure 1 which is valid for values of capacitance in excess of 100 pF. For values of capacitance less than 100 pF, Figure 2 should be used.

FREQUENCY STABILITY

Oscillator output frequency is somewhat dependent on temperature and power supply voltage. Typical frequency variation at $V_{in}=5.0~V$ is approximately $\pm 10\%$ over the V_{CC} range and approximately $\pm 7\%$ over the $0^{\circ}C$ to $70^{\circ}C$ temperature range. As with any oscillator, internal noise will also cause the output frequency to drift slightly.

FIGURE 1 — FREQUENCY CAPACITANCE PRODUCT





FIGURE 2 — FREQUENCY CAPACITANCE PRODUCT
TYPICAL CURVES





SYNCHRONOUS ADDRESS MULTIPLEXER

The SN74LS783/MC6883 brings together the MC6809E (MPU), the MC6847 (Color Video Display Generator) and dynamic RAM to form a highly effective, compact and cost effective computer and display system.


- MC6809E, MC6800, MC6801E, MC68000 and MC6847 (VDG) Compatible
- Transparent MPU/VDG/Refresh
- RAM size 4K, 8K, 16K, 32K or 64K Bytes (Dynamic or Static)
- Addressing Range 96K Bytes
- Single Crystal Provides All Timing
- Register Programmable: VDG Addressing Modes VDG Offset (0 to 64K) RAM Size Page Switch

MPU Rate (Crystal ÷ 16 or ÷ 8)

MPU Rate (Address Dependent or Independent)

- System "Device Selects" Decoded 'On Chip'
- Timing is Optimized for Standard Dynamic RAMs
- +5.0 V Only Operation
- Easy Synchronization of Multiple SAM Systems
- DMA Mode


SYSTEM BLOCK DIAGRAM



SN74LS783 MC6883

SYNCHRONOUS ADDRESS MULTIPLEXER

LOW POWER SCHOTTKY



MAXIMUM RATINGS (T_A = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	Vdc
Input Voltage (Except Oscin)	V ₁	- 0.5 to 10	Vdc
Input Current (Except Oscin)	l _f	-30 to +5.0	mA
Output Voltage	٧o	-0.5 to +7.0	Vdc
Operating Ambient Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Input Voltage Oscin	V _{IOscin}	-0.5 to V _{CC}	Vdc
Input Current Oscin	lOscin	-0.5 to +5.0	mΑ

GUARANTEED OPERATING RANGES

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Operating Ambient Temperature Range	TA	0	25	75	°C
Output Current High RASO, RAS1, CAS, WE	Іон			- 1.0	mA
All Other Outputs			_	-0.2	
Output Current Low RAS0, RAS1, CAS, WE	lOL	_	_	8.0	mA
VCIk			_	0.8	
All Other Outputs		_	_	4.0	

DC CHARACTERISTICS (Unless otherwise noted specifications apply over recommended power supply and temperature ranges.)

Characteristic	Symbol	Min	Тур	Max	Units
Input Voltage — High Logic State	VIH	2.0	_	_	٧
Input Voltage — Low Logic State	VIL	_		0.8	٧
Input Clamp Voltage (VCC = Min, I _{in} = -18 mA) All Inputs Except Osc _{In}	VIK	_	_	- 1.5	٧
$\begin{array}{llllllllllllllllllllllllllllllllllll$	l ₁		<u>-</u> -	200 100 250 100	μΑ
Input Current High Logic State (V _{CC} = Max, V _{in} = 2.7 V) All Inputs Except VClk, DA0 Osc _{In} , Osc _{Out}	ін	_		20	μА
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	IIL	_ _ _ _	 30 	-1.2 -60 -8 4	mA
Output Voltage — High Logic State $ \begin{array}{l} (\text{V}_{CC} = \text{Min, I}_{OH} = -1.0 \text{ mA}) \; \overline{\text{RAS0, RAS1, CAS, WE}} \\ (\text{V}_{CC} = \text{Min, I}_{OH} = -0.2 \text{ mA}) \; \text{E, O} \\ (\text{V}_{CC} = \text{Min, I}_{OH} = -0.2 \text{ mA}) \; \text{All Other Outputs} \\ \end{array} $	VOH(C) VOH(E) VOH	3.0 V _{CC} - 0.75 2.7	_ 	_ _ _	V
Output Voltage — Low Logic State (V _{CC} = Min, I _{OL} = 8.0 mA) RASO, RAS1, CAS, WE (V _{CC} = Min, I _{OL} = 4.0 mA) E, Q Outputs (V _{CC} = Min, I _{OL} = 0.8 mA) VCIk Output (V _{CC} = Min, I _{OL} = 4.0 mA) All Other Outputs	V _{OL(C)} V _{OL(E)} V _{OL(V)} V _{OL}		_ _ _	0.5 0.5 0.6 0.5	V
Power Supply Current	lcc	_	180	230	mA
Output Short-Circuit Current	los	30		225	mA


AC CHARACTERISTICS (4.75 V≤V_{CC}≤5.25 V and 0≤T_A≤70°C, unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Units
Propagation Delay Times (See Circuit in Figure 9) Oscillator-In to Oscillator-Out Oscillator-In to Oscillator-Out •		_	3.0 20	_	ns
$(C_L = 195 \text{ pF}) \text{ A0 thru A15 to Z0, Z1, Z2 thru Z7}$ $(C_L = 30 \text{ pF}) \text{ A0 thru A15, R/W to S0, S1, S3}$	t _{d(A-Z)}	-	28 18	_	
(C _L = 95 pF) Oscillator-Out	td(OL-R0H) td(OL-R0L)	_	20 18	_	
(C _L = 95 pF) Oscillator-Out	^t d(OL-R1H) ^t d(OL-R1L)		22 20	_	
(C _L = 195 pF) Oscillator-Out ₹ to CAS ◄ (C _L = 195 pF) Oscillator-Out ₹ to CAS ₹	^t d (OL-CH) ^t d(OL-CL)	_	20 20	_	
(C _L = 195 pF) Oscillator-Out えto WE (C _L = 195 pF) Oscillator-Out えto WE	td(OL-WH) td(OL-WL)	_	22 40	_	
(C _L = 100 pF) Oscillator-Out ¯ L to E _√ (C _L = 100 pF) Oscillator-Out ¯ L to E ¯ L	td(OL-EH)		55 25		
(CL = 100 pF) Oscillator-Out ¯∟ to Q ⊸ ¯ (CL = 100 pF) Oscillator-Out ¯∟ to Q ¯∟	td(OL-QH)	1 1	55 25	-	
(C _L = 30 pF) Oscillator-Out ₄ to VClk ₄ (C _L = 30 pF) Oscillator-Out ₄ to VClk ¬ (td(OH-VH)	-	50 65	_	
(C _L = 195 pF) Oscillator-Out [¬] L to Row Address (C _L = 195 pF) Oscillator-Out [¬] L to Column Address	td(OL-AR) td(OL-AC)		36 33	_	
(C _L = 15 pF) Oscillator-Out	^t d(OL-DH)	_ _	- 15 + 15		
(C _L = 95 pF on RAS, C _L = 195 pF on CAS) CAS ₹ to RAS €	td(CL-RH)		208	_	
Setup Time for A0 thru A15, R/\overline{W} Rate = \div 16 Rate = \div 8	^t su(A)	_	28 28	_	ns
Hold Time for A0 thru A15, R/\overline{W} Rate = \div 16 Rate = \div 8	t _{h(A)}	_	30 30	_	ns
Width of HS Low 2	twL(HS)	2.0	5.0	6.0	μs

Notes: 1. When using the SAM with an MC6847, the rising edge of DA0 is confined within the range shown in the timing diagrams (unless the synchronizing process is incomplete.) The synchronization process requires a maximum of 32 cycles of OscOut for completion.

2. twL(HS) wider than 6.0 µs may yield more than 8 sequential refresh addresses.

FIGURE 1 — PROPAGATION DELAY TIMES VERSUS LOAD CAPACITANCE




PIN DESCRIPTION TABLE

		Name	No.	Function
	Ver	Vcc	40	Apply + 5 volts ± 5%. SAM draws less than 230 mA.
	Power	Gnd	20	Return Ground for +5 volts.
		A15	36	Most Significant Bit.
Ì		A14	37	MADELLA LIST AG AAS TILL AG I LA LA LA LA CAMBALA MADELLA MADE
	_	A13 A12	38	MPU address bits A0-A15. These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations or to indirectly address up to 96K memory
	t c	A12	1	locations. (See pages 17 and 18 for memory maps). Each input is approximately equivalent
	ou	A10	2	to one low power Schottky load.
	0	A9	3	to one for porter outsity found
	a u	A8	4	
	MPU Address and Control	A7	24	
s	ě	A6	23	
<u>اچ</u>	P	A5 A4	22	
Input Pins	4	A4 A3	21 19	
ᅙ	J P	A2	18	
=	-	A1	17	
		A0	16	Least Significant Bit.
		R/W	15	MPU READ or WRITE. This signal comes directly from the MPU and is used to enable writing to the SAM control register, dynamic RAM (via WE), and to enable device select #0.
		Oscin	5	Apply 14.31818* MHz crystal and 2.5-30 pF trimmer to ground. See page 12.
		DA0	8	Display Address DA0. The primary function of this pin is to input the least significant bit of a
	VDG Control	ਜs	9	16-bit video display address. The more significant 15-bits are outputs from an internal 15-bit counter which is clocked by DAO. The secondary function of this pin is to indirectly input the logic level of the VDG "FS" (field synchronization pulse) for vertical video address updating. Horizontal Synchronization. The primary function of this pin is to detect the falling edge of VDG "HS" pulse in order to initiate eight dynamic RAM refresh cycles. The secondary function is to reset up to 4 least significant bits of the internal video address counter.
		VCIk	7	VDG Clock. The primary function of this pin is to output a 3.579545 MHz square wave** to the VDG "Clk" pin. The secondary function resets the SAM when this VClk pin is pulled to logic "0" level, acting as an input .
		OscOut	6	Apply 1.5 kΩ resistor to 14.31818* MHz crystal and 33 pF capacitor to ground. See page 12.
	Device Selects	S2 S1	25 26	Most Significant Bit (Device Select Bits). The binary value of S2, S1, S0 selects one of eight "chunks" of MPU address space (numbers 0 through 7). Varying in length, these "chunks" provide efficient memory mapping for ROMs, RAMs, Input/Output devices, and MPU Vectors. (Requires 74LS 138-type demultiplexer).
		S0	27	Least Significant Bit.
ns	MPU Clocks	E Q	14	E (Enable Clock) "E" and "Q" are 90° out of phase and are both used as MPU clocks for the MC6809E. For the MC6800 and MC6801E, only "E" is used. "E" is also used for many MC6800 peripheral chips. Q (Quadrature Clock).
<u>a</u>				
2		Z7† Z6†	35 34	Most Significant Bit First, the least significant address bits from the MPU or "VDG" are presented to Z0–Z5 (4K)
Output Pins	8	Z5†	33	x 1 RAMs) or Z0–Z6 (16K x 1 RAMs) or Z0–Z7 (64K x 1 RAMs). Next, the most significant
٦	RAM Address	Z4†	32	address bits from the MPU or "VDG" are presented to Z0 –Z5 (4K x 1 RAMs) or Z0 –Z6
	윤	Z3†	31	(16K x 1 RAMs) or Z0 – Z7 (64K x 1 RAMs). Note that for 4K x 1 and 16K x 1 RAMs, Z7 (Pin
	"	Z2†	30	35) is not needed for address information. Therefore, Pin 35 is used for a second row
		Z1† Z0†	29 28	address select which is labeled (RAS1). Least Significant Bit.
		RAS1†	35	Row Address Strobe One. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #1.
	RAS01 12 Row Address Strobe Zero. This pulse strobes the least significant 6,7 or 8 address dynamic RAMs in Bank #0. CAS1 11 Column Address Strobe. This pulse strobes the most significant 6,7 or 8 address			
CAS† 11 Column Address Strobe. This pulse strobes the most significant 6,7 or 8 dynamic RAMs.				Column Address Strobe. This pulse strobes the most significant 6,7 or 8 address bits into
	L	WE†	10	Write Enable. When low, this pulse enables the MPU to write into dynamic RAM.

^{*14.31818} MHz is 4 times 3.579545 MHz television color subcarrier. Other frequencies may be used. (See page 12.)
**When VDG and SAM are not yet synchronized the "square wave" will stretch (see page 10.)
† Due to fast transitions, ferrite beads in series with these outputs may be necessary to avoid high frequency (≈ 60 MHz) resonances.

MOTOROLA SCHOTTKY TTL DEVICES

FIGURE 2 - TIMING WAVEFORMS for MPU RATE = SLOW



MOTOROLA SCHOTTKY TTL DEVICES

FIGURE 3— TIMING WAVEFORMS for MPU RATE = FAST





FIGURE 4 - SAM BLOCK DIAGRAM



Dots indicate which internal signals reset logic blocks

SAM BLOCK DIAGRAM DESCRIPTION

MPU Addresses (A0 - A15):

These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations (K = 1024) or to indirectly address up to 96K memory locations, by using a paging bit "P" (see pages 17 and 18 for memory maps.) Each input is approximately equivalent to one low power Schottky load.

VDG Address Counter (B0 - B15):

These 16 signals are derived from one input (DA0) which is the least significant bit of the VDG address. Most of the counter is simply binary. However, to duplicate the various addressing modes of the MC6847 VDG, ADDRESS MODIFIER logic is used. Selected by three VDG mode bits (V2, V1, and V0) from the SAM CONTROL REGISTER, eight address modifications are obtained as shown in Figure 5.

Also, notice that bits B9-B15 may be loaded from bits F0-F6 from the CONTROL REGISTER. This allows the starting address of the VDG display to be offset (in $\frac{1}{2}$ K increments) from \$0000 to \$FFFF† . B9-B15 are loaded when a VERTICAL PRE-LOAD(VP) pulse is generated. VP goes active (high) when $\overline{\text{HS}}$ from the VDG rises if DA0 is high (or a high impedance.) This condition should occur only while the TV electron beam is in vertical blanking and is simply implemented by connecting $\overline{\text{FS}}$ and $\overline{\text{MS}}$ together on the MC6847. The VP pulse also clears bits B1 – B8.

Finally, a HORIZONTAL RESET (HR) pulse may also affect the counter by clearing bits B1 – B3 or B1 – B4 when HS from the VDG is LOW (see Figure 5.) The HR pulse should occur only while the TV electron beam is in horizontal blanking.

In summary, DA0 clocks the VDG ADDRESS COUNTER; HR initializes the horizontal portion and VP initializes the vertical portion of the VDG ADDRESS COUNTER.

REFresh Address Counter (C0 - C6):

A seven bit binary counter with outputs labeled C0 – C6 supplies bursts of eight* sequential addresses triggered by a HS high to low transition. Thus, while the TV electron beam is in horizontal blanking, eight sequential addresses are accessed. Likewise, the next eight addresses are accessed during the next horizontal blanking period, etc. In this manner, all 128 addresses are refreshed in less than 1.1 milliseconds.

Address Multiplexer:

Occupying a large portion of the block diagram in Figure 4, is the address multiplexer which outputs bits Z0-Z7 (as addresses to dynamic RAM's.) Inputs to the address multiplexer include the VDG address (80 – B15) the REFresh address (C0- C6) and the MPU address (A0 – A15) or (A0 – A14 plus one paging bit "P".) The paging bit "P" is one bit in the SAM CONTROL REGISTER that is used in place of A15 when memory map TYpe #0 is selected (via the SAM CONTROL REGISTER "TY" bit.)

Figure 6 shows which inputs are routed to Z0 – Z7 and when the routing occurs relative to one SAM machine cycle. Notice that Z7 and $\overline{RAS1}$ share the same pin. Z7 is selected if "M1" in the SAM CONTROL REGISTER IS HIGH (Memory size = 64K.)

Address Decode:

At the top left of Figure 4, is the Address Decode block. Outputs S2, S1, and S0 form a three bit encoded binary word(S). Thus S may be one of eight values (0 through 7) with each value representing a different range of MPU addresses. (To enable peripheral ROM's or I/O, decode the S2, S1, and S0 bits into eight seperate signals by using a 74LS138, 74LS155 or 74LS156. Notice that S2, S1, and S0 are **not** gated with any timing signals such as E or Q.)

Along with the A5 – A15 inputs is the MEMORY MAP Type bit (TY.) This bit is soft-programmable (as are all 16 bits in the SAM CONTROL REGISTER,) and selects one of two memory maps. Memory map #0 is intended to be used in systems that are primarily ROM based. Whereas, memory map #1 is intended for a primarily RAM based system with 64K contiguous RAM locations (minus 256 locations.) The various meanings of S2, S1, S0 are tabulated in Figure 16 (page 19) and again on pages 17 and 18.

In addition to S2, S1, and S0 outputs is a decode of \$FFCO through \$FFDF which, when gated with E and \overline{R}/W , results in the write strobe for the SAM CONTROL REGISTER.

SAM Control Register

As shown in Figure 4, the CONTROL REGISTER has 16 "outputs":

 VDG Addressing Modes:
 V2, V1, V0
 MPU Rate:
 R1, R0

 VDG Address OFFset:
 F6, F5, F4, F3, F2, F1, F0
 Memory Size (RAM):
 M1, M0

 32K Page Switch:
 P
 Memory Map TYpe:
 TY

When the SAM is reset (see page 10,) all 16 bits are cleared. To set any one of these 16 bits, the MPU simply writes to a unique** odd address (within \$FFC1 through \$FFDF.) To clear any one of these 16 bits, the MPU

- * If $\overline{\text{HS}}$ is held low longer than 8 μ s, then the number of sequential addresses in one refresh "BURST" is proportional to the time interval during which $\overline{\text{HS}}$ is low.
- ** See pages 17 or 18 for specific addresses.
- † In this document, the "\$" symbol always preceeds hexidecimal characters.

simply writes to a unique** even address (within \$FFCO through \$FFDE.) Note that the data on the MPU data bus is irrelevant.

Inputs to the control register include A4, A3, A2, A1 (which are used to select **which one** of 16 bits is to be cleared or set), A0 (which determines the polarity ... clear or set,) and \overline{R}/W , E and \$FFCO – \$FFDF (which restrict the method, timing and addresses for changing one of the 16 bits.) For more detailed descriptions of the purposes of the 16 control bits, refer to related sections in the BLOCK DIAGRAM DESCRIPTION (pages 8 through 12) and the PROGRAMMING GUIDE (pages 14 through 18).

FIGURE 5 - VDG ADDRESS MODIFIER

	Mode		Division	Variables	Bits Cleared by HS (low)
V2	V1	V0	х	Y	
0	0	0	1 3	12 1	B1-B4 B1-B3
0	1	0	1 2	3 1	B1-B4 B1-B3
1 1	0	0	1 1	2 1	B1-B4 B1-B3
1 1	1	0	1 1	1 1	B1-B4 None (DMA MODE)

FIGURE 6 — SIGNAL ROUTING for ADDRESS MULTIPLEXER

Mer	nory S	ze	Signal	Row/Column			Signal	s Route	d to Z0	- Z 7			Timing		
	M1	Mo -	Source		Z7	Z6	Z 5	Z4	Z3	Z2	Z 1	ZO	(Figure 2)		
4K	0	0	MPU	ROW	*	A6	A5	A4	A3	A2	A1	A0	T7-TA		
				COL	*	L	A11	A10	A9	A8	A7	A6	TA-TF		
			VDG	ROW	*	В6	B5	B4	В3	B2	B1	B0	TF-T2		
				COL	*	L	B11	B10	B9	B8	B7	В6	T2-T7		
			REF	ROW	*	C6	C5	C4	С3	C2	C1	C0	TF-T2		
				COL	*	L	L	L	L	L	L	L	T2-T7		
16K	0	1	MPU	ROW	*	A6	A5	A4	А3	A2	A1	A0	T7-TA		
				COL	*	A13	A12	A11	A10	A9	A8	A7	TA-TF		
			VDG	ROW	*	В6	B5	В4	В3	B2	B1	В0	TF-T2		
				COL	*	B13	B12	B11	B10	В9	В8	В7	T2-T7		
			REF	ROW	*	C6	C5	C4	C3	C2	C1	CO	TF-T2		
				COL	*	L	L	L	L	L	L	L	T2-T7		
64K (dy	namic)		MPU	ROW	A7	A6	A5	A4	А3	A2	A1	A0	T7-TA		
	1	0	1 0	1 0		COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	TA-TF
			VDG	ROW	B7	В6	B5	B4	В3	В2	В1	В0	TF-T2		
				COL	B15	B14	B13	B12	B11	B10	В9	В8	T2-T7		
			REF	ROW	L	′C6	C5	C4	С3	C2	C1	CO	TF-T2		
				COL	L	L	L	L	L	L	L	L	T2-T7		
64K (st			MPU	ROW	A7	A6	A5	A4	А3	A2	A1	A0	T7- T9		
	1	1		COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	T9-TF		
			VDG	ROW	B7	В6	B5	В4	В3	B2	B1	B0	TF-T1		
				COL	B15	B14	B13	B12	B11	B10	В9	В8	T1 -T7		
			REF	ROW	L	C6	C5	C4	С3	C2	C1	CO	TF-T1		
				COL	L	L	L	L	L	L	L	L	T1 -T7		

Notes: "L" implies logical LOW level.

^{**} See pages 17 or 18 for specific addresses.

^{*}Z7 functions as RAS1 and its level is address dependent. For example, when using two banks of 16K x 1 RAMs, RAS0 is active for addresses

^{\$0000} to \$3FFF and $\overline{\text{RAS1}}$ is active for addresses \$4000 to \$7FFF. ***If Map TYpe = 0, then page bit "P" is the output (otherwise A15).

Internal Reset

By lowering V_{CC} below 0.6 volts for at least one millisecond, a **complete** SAM reset is initiated and is completed within 500 nanoseconds after V_{CC} rises above 4.25 volts.

NOTE: In some applications, (for example, multiple "VDG-RAM" systems controlled by a single MPU)

multiple SAM ICs can be synchronized as follows:

- Drive all SAM's from one external oscillator.
- Stop external oscillator.
- Lower V_{CC} below 0.6 volts for at least 1.0 millisecond.
- Raise V_{CC} to 5.0 volts.
- Start external oscillator.
- Wait at least 500 nanoseconds.


Now, the "E" clocks from all SAM's should be in-phase.

External Reset

When the VClk pin on SAM is forced below 0.8 volts for at least eight cycles of "oscillator-out", the SAM becomes partially reset. That is, all bits in the SAM control register are cleared. However, signals such as RAS, CAS, WE, E or Q are not stopped (as they are with an internal reset), since the SAM must maintain dynamic RAM refresh even during this external reset period.

Figure 7 shows how VClk can be pulled low through diode D1 when node "A" is low.* When node "A" is high, only the backbiased capacitance of diode D1 loads the 3.58 MHz on VClk. Diode D2 helps discharge C1 (Power-on-Reset capacitor) when power is turned off. Diode D3 allows the MPU reset time constant R2C2 to be greater than the SAM reset time constant. Thereby, ensuring release of the SAM reset prior to attempting to program the SAM control register.

FIGURE 7 — EXTERNAL RESET CIRCUITRY



VDG Synchronization

In order for the VDG and MPU to share the same dynamic RAM (see page 13,) the VDG clock must be stopped until the VDG data fetch and MPU data fetch are synchronized as shown in Figure 12. Once synchronized, the VDG clock resumes its 3.579545 MHz rate and is not stopped again unless an extreme temperature change (or SAM reset) occurs. When stopped, the VDG clock remains stopped for no more than 32 Osc_{Out} cycles (approximately 2 microseconds.)

In the block diagram in Figure 4, DA0 enters a block labeled VDG Timing Error Detector. If DA0 rises between time reference points** τ_A and τ_C , then Error is high and VClk is the result of dividing BOSC (Buffered Osc_{Out} \approx 14 MHz) by four. However, if DA0 rises outside the time Window τ_A to τ_C , then Error goes LOW and the VDG stops. A START pulse at time reference point τ_B (center of Window) restarts the VDG... properly synchronized.

^{*}Use a diode with sufficiently low forward voltage drop to meet V_{JL} requirement at VClk.


^{**}See timing diagrams on page 5 and 6.

Changing the MPU Rate (by changing SAM control register bits R0, R1).

Two bits in the SAM control register determine the period of both "E" and "Q" MPU clocks. Three rate modes are implemented as follows:

RATE MODE	R1	RO	
SLOW	0	0	The frequency of "E" (and "Q") is f crystal ÷ 16. This rate mode is automatically selected when the SAM is reset. Note that system timing is least critical in this "SLOW" rate mode.
A.D. (Address Dep	0 ende		The frequency of "E" (and "Q") is either f crystal \div 16 or f crystal \div 8, depending on the address the MPU is presenting.
FAST	1	x	The frequency of "E" (and "Q") is f crystal ÷ 8. This is accomplished by stealing the time that is normally used for VDG/REFRESH, and using this time for the MPU. Note: Neither VDG display nor dynamic RAM refresh are available in the "FAST" rate mode. (Both are available in SLOW and A.D. rate modes).

When changing between any two of the three rate modes, the following procedures must be followed to ensure that MPU timing specifications are met:



May be ANY address from \$0000 to \$7FFF.

SEQUENCE #1:

7D 00 00 TST #\$0000 ... Synchronizes STA instruction to write during T2-TG (See Figure #8).*

21 00 BRN 00


B7 FF D6 STA #\$FFD6 . . . Clears bit R0

Changing the MPU Rate (In Address Dependent Mode)

When the SAM control register bits "R1", and "R0" are programmed to "0" and "1", respectively, the Address Dependent Rate Mode is selected. In this mode, the \div 16 MPU rate is automatically used when addressing within \$0000 to \$7FFF* or \$FF00 to \$FF1F ranges. Otherwise the \div 8 MPU rate is automatically used. (Refer to Figure 8 for sample "E" and "Q" waveforms yielding \div 8 to \div 16 and \div 16 to \div 8 rate changes). This mode often nearly doubles the MPU throughput while still providing transparent VDG and dynamic, RAM refresh functions. For example, since much of the MPU's time may be spent performing internal MPU functions (address = \$FFFF)**, accessing ROM (address = \$8000 to \$FEFF) or accessing I/O (address = \$FF20 — \$FF5F), the faster f crystal \div 8 MPU rate may be used much of the time.

Note: The VDG operates normally when using the SLOW or A.D. rate modes. However, in the FAST rate mode, the VDG is not allowed access to the dynamic RAM.

FIGURE 8 — RATE CHANGE E AND Q WAVEFORMS




*When using Memory Map 0, addresses \$0000 to \$7FFF may access Dynamic RAM.

^{*}Note: "TST" instruction affects MC6809E condition code register.

^{**}The MC6809 outputs \$FFFF on A0-A15 when no other valid addresses are being presented.

Oscillator

In Figure 4, an amplifier between Osc_{In} and Osc_{Out} provides the gain for oscillation (using a crystal as shown in Figure 9.) Alternately, Pin 5 (Osc_{In}) may be grounded while Pin 6 (Osc_{Out}) may be driven at low-power Schottky levels as shown in Figure 10. Also, see V_{IH} , V_{II} on page 2.



AC Specifications*										
	Max	Тур	Min	Units						
tpH(Osc)	_	30	22	ns						
tpL(Osc)	_	30	22	ns						
tcyc(Osc)	_	70	62.4	ns						

FIGURE 9 - CRYSTAL OSCILLATOR





FIGURE 10 — TTL CLOCK INPUT



Typical input capacitances are 3.0 pF for Pin 5 and 5.5 pF for Pin 6.

^{*}Optimum values depend on characteristics of the crystal (X1). For many applications, VCIk must be 3.579545 MHz ± 50 Hz! Hence, OscOut must be made similarly "drift resistant" (by balancing temperature coefficients of X1, CV, CF, R1, R2 and R3).

^{**}Specifically cut for MC6883 are International Crystal Manufacturing, Inc. Crystals (#167568 for 14.31818 MHz or #167569 for 16.0 MHz). However, other crystals may be used.

THEORY OF OPERATION


Video or No Video

Although the MC6883 may be used as a dynamic RAM controller without a video display*, most applications are likely to include a MC6847 video display generator (VDG). Therefore, this document emphasizes MC6883 with MC6847 systems.

Shared RAM (with interleaved DMA)


To minimize the number of RAM and interface chips, both the MPU and VDG share common dynamic RAM. Yet, the use of common RAM creates an apparent difficulty. That is, the MPU and VDG must both access the RAM without contention. This difficulty is overcome by taking advantage of the timing and architecture of Motorola MPU's (MC6800, MC6801E, MC6809E, MC68000). Specifically, all MPU accesses of external memory always occur in the latter half of the machine cycle, as shown below:

FIGURE 11 - MOTOROLA MPU TIMING



Similarly, the MC6847 (non-interlaced) VDG transfers a data byte in a half machine cycle (E or Φ 2). Thus, when properly positioned, VDG and MPU RAM accesses interleave without contention as shown below:

FIGURE 12 - MOTOROLA MPU WITH VDG TIMING



This Interleaved Direct Memory Access (IDMA) is synchronized via the MC6883 by centering the VDG data window half-way between MPU data windows.**

The result is a shared RAM system without MPU/VDG RAM access contention, with both MPU and VDG running uninterrupted at normal operating speed, each transparent to the other.

RAM Refresh

Dynamic RAM refresh is accomplished by accessing eight*** sequential addresses every 64*** microseconds until 128 consecutive addresses have been accessed. To avoid RAM access contention between REFRESH and MPU, each of the 128 refresh accesses occupies the "VDG half" of the interleaved DMA (IDMA). Furthermore, refresh accesses occur only during the television retrace period (at which time the VDG doesn't need to access RAM)

In summary, the VDG, MPU and MC6883's Refresh Counter all transparently access the common dynamic RAM without contention or interruption.

Why IDMA?

Use of the interleaved direct memory access results in fast modification to variable portions of display RAM, by the MPU, without any distracting flashes on the screen (due to RAM access contention.) In addition, the MPU is not slowed down nor stopped by the MC6883; thereby, assuring accurate software timing loops without costly additional hardware timers. Furthermore, additional hardware and software to give "access permission" to the MPU is eliminated since the MPU may access RAM at any time.

- * Only 1 pin, (DA0) out of 40 pins is dedicated to the video display.
- ** See VDG synchronization (page 10) for more detail.
- *** When not using a MC6847, HS may be wired low for continuous transparent refresh.

"Systems On Silicon" Concept

Total Timing

For most applications, the SAM can supply complete system timing from its on-chip precision 14.31818 MHz oscillator. This includes buffered MPU clocks (E and Q), VDG clock, color subcarrier (3.58 MHz), row address select (RAS), column address select (CAS) and write enable (WE).

Total Address Decode

For most applications, the SAM plus a "1 of 8 decoder" chip completely decodes I/O, ROM and RAM chip selects without wasting memory address space and without needlessly chopping-up contiguous address space. Chip selects are positioned in address space to allow three types of memory (RAM, local ROM and cartridge ROM) independent room for growth. For example, RAM may grow from address \$0000-up, cartridge ROM may grow from address \$FEFF-down and local ROM may grow from \$FBFF-down. Alternately, if the application requires minimum ROM and maximum contiguous RAM, a second choice of two memory maps places RAM from \$0000 to \$FEFF. (See pages 17 and 18.)

In both memory maps all I/O, MPU vectors, SAM control registers, and some reserved address spaces are efficiently contained between addresses \$FF00 and \$FFFF.

How Much RAM?

Ν

Using nine SAM pins (Z0 - Z7 and RAS0) the following combinations require no additional address logic.

FIGURE 13 — RAM CONFIGURATIONS

	Address:	Chip Select:	
MSB	LSB		
	Z5Z4Z3Z2Z1Z0	RAS0)
	Z5Z4Z3Z2Z1Z0	RAS1 (= Z7)	Caracteristics (Time 1 One or two banks of 4K x 8 (like MCM4027's)
	Z6Z5Z4Z3Z2Z1Z0	RAS0	ĺ
	Z6Z5Z4Z3Z2Z1Z0	RAS1 (= Z7)	One or two banks of 16K x 8 (like MCM4116's)
77	76757473727170	RAS0	- ~ One hank of 64K x 8 (like MCM6665's)

PROGRAMMING GUIDE

SAM — Programmability

The SAM contains a 16-bit control register which allows the MC6809E to program the SAM for the following options:

VDG Addressing Mode 3-bits
VDG Address Offset 7-bits
32K Page Switch 1-bit
MPU Rate 2-bits
Memory Size 2-bits
Map Type 1-bit

Note that when the SAM is **reset** by first applying power or by manual hardware reset,† all control register bits are **cleared** (to a logic "0").

VDG Addressing Mode

Three bits (V2, V1, V0) control the sequence of DISPLAY ADDRESSES generated by the SAM (which are used to scan dynamic RAM for video information). For example, if you wish to display Dynamic RAM data as INTERNAL ALPHANUMERICS VIDEO, you should program‡ the MC6847 for the INTERNAL ALPHANUMERICS MODE and CLEAR BITS V2, V1 and V0 in the SAM. The table on the following page summarizes the available modes:

[†] See Figure 7 for manual reset circuit.


[‡] Typically, part of a PIA (MC6821) at location \$FF22 is used to control MC6847 modes. (See MC6847 Data Sheet.)

	MC6847 Mode					SAM Mode		
Mode Type	G/Ā	GM2	GM1	GMØ EXT/Ī	css	V2	V1	Vo
Internal Alphanumerics	0	Х	Х	0	Х	0	0	0
External Alphanumerics	0	Х	х	1	Х	0	0	0
OSemigraphics — 4	0	х	х	0	х	0	0	0
Semigraphics — 6	0	Х	х	1	Х	0	0	0
Semigraphics — 8*	0	Х	X	0	Х	0	1	0
Semigraphics — 12*	0	Х	Х	0	Х	1	0	0
Semigraphics — 24*	0	Х	Х	0	Х	1	1	0
Full Graphics — 1C	1	0	0	0	Х	0	0	1
Full Graphics — 1R	1	0	0	1	Х	0	0	1
Full Graphics — 2C	1	0	1	0	Х	0	1	0
Full Graphics — 2R	1	0	1	1	Х	0	1	1
Full Graphics — 3C	1	1	0	0	Х	1	0	0
Full Graphics — 3R	1	1	0	1	Х	1	0	1
Full Graphics — 6C	1	1	1	0	Х	1	1	0
Full Graphics — 6R	1	1	1	1	Х	1	1	0
Direct Memory Access†	×	Х	Х	Х	X	1	1	1

^{*}S8, S12, & S24 modes are not described in the MC6847 Data Sheet. See appendix "A".

VDG Address Offset

Seven bits (F6, F5, F4, F3, F2, F1 and F0) determine the **Starting Address** for the video display. The "Starting Address" is defined as "the address corresponding to data displayed in the **Upper Left** corner of the TV screen". The "Starting Address" is shown below in binary:



Note that the "Starting Address" may be placed anywhere within the 64K address space with a resolution of $\frac{1}{2}$ K (the size of one alphanumeric page).

The F6-F0 bits take effect during the TV vertical synchronization pulse (i.e., when FS from MC6847 is low).

Page Switch

One bit (P1) is used "in place of" A15 from the MC6809E in order to refer access within \$0000-\$7FFF to one of two 32K byte pages of RAM. If the system does not use more than 32K bytes of RAM, P1 can be ignored.**

[†]DMA is identical to 6R except as shown in Figure 5 on page 9.

^{**}When using 4K x 1 RAMS, two banks of eight IC's are allowed. This accounts for Addresses \$0000-1FFF. Also, this same RAM can be addressed at \$2000-\$3FFF, \$4000-\$5FFF and \$6000-\$7FFF.

MPU Rate

Two bits (R1, R0) control the clock rate to the MC6809E MPU. The options are:

RATE (FREQUENCY OF "E" CLOCK)	R1	RO
0.9 MHz (Crystal Frequency ÷ 16) Slow	0	0
0.9/1.8 MHz (Address Dependent Rate)	0	1
1.8 MHz (Crystal Frequency – 8) Fast	1	X
(Typical Crystal Frequency = 14.31818 MH	lz)	L

In the "address dependent rate" mode, accesses to \$0000-\$7FFF and \$FF00-\$FF1F are slowed to 0.9 MHz (crystal frequency ÷ 16) and all other addresses are accessed at 1.8 MHz (crystal frequency ÷ 8.)

Note: "Slow" (0.9 MHz) operation can be accomplished using 1.0 MHz MC6809E and MC6821 devices. For "Fast" (1.8 MHz) operation. 2.0 MHz MC68B09E and MC68B21 devices must be used.

Memory Size

Two bits (M1 and M0) determine RAM memory size. The options are:

SIZE	M1	Мо
One or two banks of 4K × 1 dynamic RAMs	0	0
One or two banks of 16K × 1 dynamic RAMs	0	1
One bank of 64K × 1 dynamic RAMs	1	0
Up to 64K static RAM*	1	1

*Requires a latch for demultiplexing the RAM address.

IMPORTANT!

Note: Be sure to program the SAM for the correct memory size before using RAM (i.e., for a subroutine stack).

Map Type

One bit (TY) is used to select between two memory map configurations.

Refer to pages 17, 18 and 19 for details. Early versions of the SAM did not allow the "Fast" MPU rate to be used in conjunction with Map Type "TY = 1". Devices manufactured after January 1, 1983 allow both "Fast" and "Slow" MPU rates to be used with Map Type "TY = 1." (Date of manufacture is marked on devices as YYWW where YY is the year and WW is the week of manufacture.)

Writing To The SAM Control Register


Any bit in the control register (CR) may be set by writing to a specific unique address. Each bit has two unique addresses . . . writing to the **even** # address **clears** the bit and writing to the **odd** # address **sets** the bit. (Data on the data bus is irrelevant in this procedure.) The specific addresses are tabulated on pages 17 and 18.

If desired, a short routine may be written to program the SAM CR "a word at a time". For example, the following routine copies "B" bits from "A" register to SAM CR addresses beginning with address "X".

SAM1	46		ROR	Α
	24	06	BCC	SAM2
	30	01	INX	(LEAX1,X)
	A7	80	STA	O,X+
	20	02	BRA	SAM3
SAM2	A7	81	STA	O,X++
SAM3	5A		DEC	В
	26	F2	BNE	SAM1
	39		RTS	



FIGURE 14 -- MEMORY MAP (TYPE #0)



*Note:


M.S. = Most Significant

L.S. = Least Significant

C = Clear Bit (All bits are cleared when SAM is reset.)

S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0

FIGURE 15 - MEMORY MAP (TYPE #1)



*Note:

M.S. ≡ Most Significant L.S. = Least Significant

S ≡ Set Bit S = Set Bit C = Clear Bit (All bits are cleared when SAM is reset.)

S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0

FIGURE 16 -- MEMORY ALLOCATION TABLE

(Also, see the memory MAPs on pages 17 and 18.)

Type # 0: (Primarily for ROM based systems)

Address Range	S = 4(S2) + 2 (S1) + S0 S Value	Intended Use
\$FFF2 to FFFF	2	MC6809E Vectors: Reset , NMI, SWI, IRQ, FIRQ, SWI2, SWI3.
FFE0 to FFF1	2	Reserved for future MPU enhancements.
FFC0 to FFDF	7	SAM Control Register: V0, - V2, F0 - F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	7	Reserved for future control register enhancements.
FF40 to FF5F	6	I/O ₂ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF20 to FF3F	5	I/O ₁ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF00 to FF1F	4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
C000 to FEFF	3	ROM2: 16K addresses. External cartridge ROM*.
A000 to BFFF	2	ROM1: 8K addresses. Internal ROM*. Note that MC6809E vector addresses select this ROM*.
8000 to 9FFF	1_	ROM0: 8K addresses. Internal ROM*.
0000 to 7FFF	$0 \text{ if } R/\overline{W} = 1 \\ 7 \text{ if } R/\overline{W} = 0$	RAM: 32K addresses. RAM shared by MPU and VDG.

^{*}Not restricted to ROM. For example, RAM or I/O may be used here.

Type # 1: (Primarily for RAM based systems)

S Value	Intended Use
2	MC6809E Vectors: Reset, NMI, SWI, IRQ, FIRQ, SWI2, SWI3.
2	Reserved for future MPU enhancements.
7	SAM Control Register: V0 - V2, F0 - F ₆ , P, R0, R1, M0, M1, TY.
7	Small ROM: Boot load program and initial MC6809 vectors.
6	I/O2: Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0-A4.
5	I/O1: Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A2 – A4.
) if $R/W = 1$	RAM: 64K(– 256) addresses, shared by MPU and VDG.
	(If $R/\overline{W} = 0$ then $S = 3$ for \$C000-\$FEFF; $S = 2$ for \$A000-\$BFFF; $S = 1$ for
	8000-\$9FFF and S = 7 for \$0000-\$7FFF.
)	2 7 7 6 5

APPENDIX A

VDG/SAM Video Display System Offers 3 New Modes

by Paul Fletcher

There are three new modes created when the VDG and SAM are used together in a video display system. These modes offer alphanumeric compatibility with 8 color low-to-high resolution graphics, 64Hx64V, 64Hx96V, 64Hx192V. The new modes S8, S12, and S24 are created by placing the VDG in the Alpha Internal mode and having the SAM in a 2K, 3K or 6K full color graphics mode. In all modes the VDG's S/Ā and Inv. pins are connected to data bits DD7 and DD6 to allow switching on the fly between Alpha and Semigraphics and between inverted and non-inverted alpha. This method is used in most VDG systems to obtain maximum flexibility.

The three modes divide the standard 8*12 dot box used by the VDG for the standard alpha and semigraphics modes into eight 4*3 dot boxes for the S8 mode, twelve 4*2 dot boxes for the S12 mode, and twenty-four 4*1 dot boxes for the S24 mode. Figure 17 shows the arrangement of these boxes. One byte is needed to control two horizontally consecutive boxes. It therefore takes four bytes for the S8, six bytes for the S12, and 12 bytes for the S24 mode to control the entire 8*12 dot box. These two horizontally consecutive boxes have four combinations of luminance controlled by bits B0 – B3. For conven-

ience B2 should be made equal to B0 and B3 should be made equal to B1. This eliminates a screen placement problem which would cause other codes to change patterns when moved vertically on the screen. The illuminated boxes can be one of eight colors which are controlled by B4 - B6 (see Figure 18). The bytes needed to control all the boxes in the 8*12 dot box must be spaced 32 address spaces apart in the display RAM because of the addressing scheme orginally used in the VDG and duplicated by the SAM. This means to place an alphanumeric character on the TV screen it requires 4, 6, or 12 bytes depending on the mode used. These bytes are placed 32 memory locations apart in the display RAM (see Figure 18). This multiple byte format allows the mixing of character rows of different characters in the same 8*12 dot box creating new characters and symbols. It also allows overlining and underlining in eight colors by switching to semigraphics at the correct time.

These new modes optimize the memory versus screen density tradeoffs for RF performance on color TVs. This could make them the most versatile of all the modes depending on the users creativity and the software sophistication.

APPENDIX B Memory Decode for "MAP TYPE = 1"







FIGURE 17 — DISPLAY MODES S8, S12, S24 Bit/Visible Dot Correlation





Left	Right *,	*
Red	Red	\$XX00 (\$BF)
Blue	Off	\$XX20 (\$AA)
Off	Green	\$XX40 (\$85)
Orange	Orange	\$XX60 (\$FF)
Off	Off	\$XX80 (\$80)
Yellow	Yellow	\$XXA0 (\$9F)

 Options: One of 8 colors for L or R or both. Off = Black



	**	*	
Blue	Blue	\$XX00 (\$AF)	
Black	Black	\$XX20 (\$80)	
Black	Black	\$XX40 (\$80)	VDG
• •	•	\$XX60 (\$14) ~	-Code
•	•	\$XX80 (\$18)	for T
•	•	\$XXA0 (\$18)	
	•	\$XXC0 (\$18)	VDG
•	•	\$XXE0 (\$18)	Code
•	•	\$X100 (\$18) 👠	for X
•	•	\$X120 (\$18)	
Black	Black	\$X140 (\$80) ~	
Green	Green	\$X160 (\$8F)	

- Underline, Overline
- Mix Character Dot Rows

^{***} Characters will always remain in standard VDG positions.






FIGURE 19 — EXAMPLE of MC6809E, MC6883 and MC6847 COMPUTER





MC6847 Mode Control & Misc I/O connects here.

^{*}This pin number on 8 different RAM chips is connected to this point.

FIGURE 20 — EQUIVALENT OF OSCILLATOR INPUT AND OUTPUT




FIGURE 21 — DA0 INPUT




FIGURE 22 — VCIk INPUT/OUTPUT




FIGURE 23 - E AND Q OUTPUTS




FIGURE 24 — TYPICAL INPUT





FIGURE 25 — TYPICAL OUTPUT





DESCRIPTION — The SN54LS/74LS795 thru SN54LS/74LS798 device types provide a second source for the 71/81LS95 thru 71/81LS98 series. These devices are octal low power Schottky versions of the 70/8095 thru 70/8098 3-STATE Hex Buffers. The LS795 and LS797 are noninverting and the LS796 and LS798 are inverting functions. On each buffer, one of the two inputs is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer. On the LS795 and LS796 access is through a 2-input NOR gate, with all eight 3-STATE enable lines common. On the LS797 and LS798, four buffers are enabled from one common line and the other four buffers from another common line. On all device types the 3-STATE condition is achieved by applying a high logic level to the enable pins.

SN54LS/74LS795 SN54LS/74LS796 SN54LS/74LS797 SN54LS/74LS798


TRI-STATE OCTAL BUFFERS

LOW POWER SCHOTTKY

TRUTH TABLES

LS795			LS796			LS797				LS798						
11	NPUT	s	OUTPUT		IN	NPUT	s	OUTPUT		INP	UTS	OUTPUT		INP	UTS	OUTPUT
Ğ1	G2	Α	Y		Ğ1	Ğ2	Α	Υ		Ğ	Α	Υ		Ğ	Α	Y
Н	Х	Х	Z		Н	Х	Х	Z		Н	X	Z		Н	Х	Z
Х	Н	Х	z		Χ	Н	Х	Z		L	Н	н		L	Н	L
L	L	н	н		L	L	Н	L		L	L	L		L	L	н
L	L	L	L		L	L	L	н				L				

LOGIC DIAGRAMS



J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54 74			-2.6 -5.0	mA
lor	Output Current — Low	54 74			8.0 16	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PANAIVII		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
.,	1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	54			0.7	.,	Guaranteed Input LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs
ViK	Input Clamp Diode V	oltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Vон	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX
VOH	Output High Voltage	74	2.7	3.5		V	VCC WIIIV, IOH WAX
		54,74		0.25	0.4	V	$I_{OL} = 8.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 16 mA V _{IN} = V _{IL} or V _{IH} per Truth Table
¹ OZH	Output Off Current—	-High			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V
lozL	Output Off Current—	Low			-20	μΑ	V _{CC} = MAX, V _{OUT} = 0.4 V
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
ΊΗ	Input HIGH Current				-0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$
I _{IL}	Input LOW Current A Input, Both G at C G Input	0.4 V			-0.36 -0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
	A Input, Both $\overline{\mathbb{G}}$ at 2	0 V			-20	μΑ	V _{CC} = MAX, V _{IN} = 0.5 V
los	Short Circuit Current		-30		-130	mA	V _{CC} = MAX
loo	Power Supply	LS795/LS797			26	mA	V _{CC} = MAX
lcc	Current	LS796/LS798			21	mA	

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER			LIM	ITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	LS795/LS797			LS796/LS798			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay		11 15	16 22		6.0 13	10 17	ns	V _{CC} = 5.0 V
^t PZH ^t PZL	Output Enable Time		16 13	25 20		17 16	27 25	ns	C _L = 15 pF
^t PHZ ^t PLZ	Output Disable Time		13 19	20 27		13 18	20 27	ns	$C_L = 5.0 pF$

5

SCHOTTKY TTL



ALS Data Sheets



These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y=\overline{A} \cdot \overline{B}$ or $Y=\overline{A} + \overline{B}$ in positive logic.

The SN54ALS00 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS00 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	н
×	L	н

(TOP VIEW)

1 A 🗌	1	U 14]vcc
1B 🗀	2	13] 4B
1 Y 🗀	3	12]4A
2 A 🗌	4	11]4Y
2B 🗌	5	10] 3B
2Y [6	9]3A
GND [7	8]3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALSOO, SN74ALSOO QUADRUPLE 2-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}		 	7 V
Input voltage		 	7 V
Operating free-air temperature range	: SN54ALS00	 	- 55 °C to 125 °C
	SN74ALS00	 	0 °C to 70 °C
Storage temperature range			- 65 °C to 150 °C

recommended operating conditions

		SI	V54ALS	00	SI	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcс	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ОН	High-level output current			-0.4			-0.4	mA
L	Low-level output current			4				mA
'OL	Low-level output current						8	IIIA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TECT O	ONDITIONS	SN54ALS00 SN74		174ALS	00	UNIT		
PARAMETER	IESI C	ONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V _{IK}	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.5			-1.5	٧
V		I _{OH} = -0.4 mA	Vcc	-2					V
Vон		I _{OH} = -0.4 mA				V _{CC} -	-2		v
V	V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	V _{CC} = 4.5 V	I _{OL} = 8 mA					0.35	0.5	٠
l _l	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
l _I H	$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20			20	μΑ
I _{IL}	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA
10*	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	- 30		-112	mA
^I ССН	$V_{CC} = 5.5 V,$	V ₁ = 0 V			0.80			0.80	mA
¹ CCL	$V_{CC} = 5.5 V$,	V ₁ = 4.5 V			2.2			2.2	mA

 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_{L} = 15 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25 ^{\circ}\text{C}$ 'ALSOO	SN54	$C_L = 50 \text{ pF}$ $R_L = 500 \text{ S}$ $T_A = \text{MIN t}$ ALSO0			UNIT
			TYP	MIN	MAX	MIN	MAX	
^t PLH	A or B	Y	4	3	14	3	13	ns
^t PHL	A or B	Y	3	2	11	2	9	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs

These devices contain four independent 2-input NOR gates. They perform the boolean functions $Y = \overline{A} + \overline{B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The SN54ALSO2 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALSO2 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)

INF	PUTS	OUTPUT
Α	В	Y
Н	X	L
×	Н	L
L	L	н

(TC	P VIEW)
1Y[1	U14 VCC
1 A 🗀	2	13 4 Y
1 B [3	12 🗌 4B
2Y [4	11 🗌 4 A
2A[5	10 🗌 3 Y
2B [6	9 🗍 3B
GND[7	8 🗌 3A

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol

1A (2) | 31 | 1Y | 1Y | 2Y | 3A (8) | 3B (9) | 4A (11) | 4B (12) | 4Y | 4Y | 4Y | 4Y | 1A (12) | 1A (13) | 4Y | 1A (13) | 4Y | 1A (14) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) | 1A (15) |

Pin numbers shown are for J and N packages.

TYPES SN54ALSO2, SN74ALSO2 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage	
Operating free-air temperature range: SN54ALS02	
SN74ALS02	
Storage temperature range	

recommended operating conditions

		S	SN54ALS02			SN74ALS02			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
Тон	High-level output current			-0.4			-0.4	mA	
1	Low-level output current			4				mA	
'OL	Low-level output current						8	mA.	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	N54AL	502	S	N74AL	502	UNIT
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V _{IK}	$V_{CC} = 4.5 \text{ V},$	I _I ≈ -18 mA			- 1.5			- 1.5	٧
Voн		$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2					v
*ОН		I _{OH} = -0.4 mA				Vcc	-2		1 1
V _{OL}	$V_{CC} = 4.5 \text{ V},$	OL = 4 mA		0.25	0.4		0.25	0.4	V
*OL	$V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5	1 *
1,	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
(IH	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
1 _{IL}	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA
I _{O*}	$V_{CC} = 5.5 V$,	V _O = 2.25 V	- 30		-112	-30		-112	mA
^I ссн	$V_{CC} = 5.5 V,$	V ₁ = 0 V			1.6			1.6	mA
I CCL	$V{CC} = 5.5 V,$	V ₁ = 4.5 V			2.7			2.7	mA

[‡]All typical values are at $V_{CC} = 5 \text{ V, T}_{A} = 25 \,^{\circ}\text{C.}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_{L} = 15 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25 ^{\circ}\text{C}$ ALSO2		$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \text{ S}$ $T_A = \text{MIN t}$ $ALS02$, 2, o MAX	ALSO2	UNIT
			TYP	MIN	MAX	MIN	MAX	1
^t PLH	A or B	Y	6	3	16	3	15	ns
t _{PHL}	A or B	Y	5	3	14	3	11	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2 25 V on the outputs



These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels

The SN54ALS03 is characterized for operation over the full military temperature range of –55 $^{\circ}$ C to 125 $^{\circ}$ C. The SN74ALS03 is characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.


| TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP VIEW| | TOP

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

	INP	UTS	ОИТРИТ
	Α	В	Y
İ	Н	Н	L
	L	X	н
	X	L	Н

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS03, SN74ALS03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		7 V
Input voltage		7 V
Off-state output voltage		7 V
Operating free-air temperature range:	SN54ALS03	- 55 °C to 125 °C
	SN74ALS03	0 °C to 70 °C
Storage temperature range		- 65 °C to 150 °C

recommended operating conditions

		Sf	SN54ALS03			SN74ALS03			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			8.0	V	
Vон	High-level output voltage			5.5			5.5	V	
1				4					
IOL	Low-level output current						8	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TF07.00	MIDITIONS	SN54AL	S03	SN74ALS03			UNIT
PARAMETER	IESI CC	ONDITIONS	MIN TYP#		MIN	TYP‡	MAX	UNII
ViK	$V_{CC} = 4.5 V$,	I ₁ = -18 mA		-1.5			-1.5	V
loн	$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V		0.1			0.1	mA
\/a.	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA	0.25	0.4		0.25	0.4	V
VOL	V _{CC} ≈ 4.5 V	IOL = 8 mA				0.35	0.5	1 °
11	$V_{CC} = 5.5 V$,	V _I = 7 V		0.1			0.1	mA
۱н	$V_{CC} = 5.5 V$,	$V_1 = 2.7 \text{ V}$		20			20	μA
l _I L	$V_{CC} = 5.5 V$,	V _I = 0.4 V		-0.1			-0.1	mA
Iссн	$V_{CC} = 5.5 V$,	V _I = 0 V		0.8			0.8	mA
^I CCL	$V_{CC} = 5.5 V$,	V ₁ = 4.5 V		2.2			2.2	mA

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ $T_A = 25 ^{\circ}\text{C}$		V _{CC} = 4 C _L = 50 R _L = 2 ks T _A = MIN	2,	V ,	UNIT
			'ALS03	SN544	ALS03	SN74	ALS03	1
			TYP	MIN	MAX	MIN	MAX	1
[†] PLH	A or B	Y	8	3	20	3	15	ns
[†] PHL	A or B	Y	12	5	26	5	22	ns



These devices contain six independent inverters. They perform the boolean function $Y = \overline{A}$.


The SN54ALS04 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS04 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each inverter)

INPUT	OUTPUT
Α	Υ
Τ	L
L	н

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54ALS04, SN74ALS04 HEX INVERTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage	
Operating free-air temperature range: SN54ALS04	- 55 °C to 125 °C
SN74ALS04	
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		S	SN54ALS04		SN74ALS04			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
v _{cc}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
¹ он	High-level output current			-0.4			-0.4	mA
1 -	Low-level output current			4				mA
OL	Low-level output current						8	l 'MA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

•										
PARAMETER	TEST CONDITIONS		S	N54AL	504	S	N74ALS	504	UNIT	
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			- 1.5			- 1.5	V	
		I _{OH} = -0.4 mA	V _{CC} -	2					V	
Voн		I _{OH} = -0.4 mA				V _{CC} -	2		1 *	
.,	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V	
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 8 mA					0.35	0.5	1 °	
I ₁	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1			0.1	mA	
lн	$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20			20	μΑ	
l _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.1			-0.1	mA	
10*	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	- 30		-112	mA	
ГССН	$V_{CC} = 5.5 V$,	V ₁ = 0 V			1.2			1.2	mA	
¹ CCL	$V_{CC} = 5.5 \text{ V},$	V ₁ = 4.5 V			3.3			3.3	mA	

 $[\]ddagger$ All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25 ^{\circ}\text{C}$ 'ALS04 TYP		$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \text{ G}$ $T_A = \text{MIN t}$ $ALSO4$, ⊋, o MAX	ALSO4 MAX	UNIT
t _{Pl H}	Α	Y	4	3	15	3	14	ns
t _{PHL}	Α	Y	3	2	10	2	10	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs



TYPES SN54ALSO5, SN74ALSO5 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

description

These devices contain six independent inverters. They perform the boolean function $Y=\overline{A}$. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54ALS05 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS05 is characterized for operation from 0 °C to 70 °C.


1A 1 1 14 VCC 1Y 2 13 6A 2A 3 12 6Y 2Y 4 11 5A 3A 5 10 5Y 3Y 6 9 4A GND 7 8 4Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each inverter)

INPUT	ОИТРИТ
Α	Y
Н	L
L	н

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS05, SN74ALS05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	7 V
Off-state output voltage	
Operating free-air temperature range:	SN54ALS0555 °C to 125 °C
	SN74ALS05
Storage temperature range	-65°C to 150°C

recommended operating conditions

		S	SN54ALS05		SN74ALS05			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
	Low-level output current			4				mA
lOL	Low-level output current						8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	SN54ALS05			N74ALS	05	UNIT
PARAINETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V_{r}$	lj = -18 mA			-1.5			- 1.5	V
10Н	$V_{CC} = 4.5 \text{ V}$	V _{OH} = 5.5 V			0.1			0.1	mA
VOL	$V_{CC} = 4.5 V_{r}$	1 _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	IOL = 8 mA					0.35	0.5	1 *
11	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
ЧH	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
IL	$V_{CC} = 5.5 V$,	V ₁ = 0.4 V			-0.1			-0.1	mA
¹ ССН	$V_{CC} = 5.5 V$,	V ₁ = 0 V			1.2			1.2	mA
CCL	$V_{CC} = 5.5 V$,	V ₁ = 4.5 V			3.3			3.3	mA

‡All typical values are at V_{CC} = 5 V, T_A = 25 °C

witterining entaraet	.01101103							
		}	V _{CC} = 5 V,		V _{CC} = 4	.5 V to 5.5	V,	
			Cլ ≕ 15 pF,	[C _L = 50	pF,		
PARAMETER	FROM	то	$R_L = 2 k\Omega$,	(R _L = 2 k	Ω,		UNIT
	(INPUT)	(OUTPUT)	T _A = 25°C	1	TA = MIN	to MAX		Civii
			'ALS05	SN54	ALS05	SN7	4ALSO5]
			TYP	MIN	MAX	MIN	MAX	
[†] PLH	Α	Y	13	5	26	5	22	ns
tPHL	Α	V		1	23	4	19	ns



These devices contain four independent 2-input AND gates. They perform the boolean functions $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic.

The SN54ALS08 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS08 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)


	INP	UTS	OUTPUT
i	Α	В	Υ
	Н	Н	Н
	L	X	L
	Х	Ł	L

(TOP VIEW)

1A 🗌	1	U14	□vcc
1B 🗌	2	13]]4B
1 Y 🗌	3	12]4A
2A 🗌	4	11	□4Y
2B 🗌	5	10] 3B
2 Y 🗌	6	9	□за
GND	7	8	□3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54ALS08, SN74ALS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage	
Operating free-air temperature range	SN54ALS08
	SN74ALS08
Storage temperature range	65 °C to 150 °C

recommended operating conditions

		S	SN54ALS08		SN74ALS08			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ГОН	High-level output current			-0.4			-0.4	mA
1	Low-level output current			4				mA
'OL	Low-level output current						8	
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	N54AL	808	S	SN74ALS08		
PAHAMETER	IESI C	TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V _{IK}	$V_{CC} = 4.5 \text{ V},$	I ₁ = -18 mA			- 1.5			- 1.5	V
V		$I_{OH} = -0.4 \text{ mA}$	V _{CC}	-2					V
v _{он}		$l_{OH} = -0.4 \text{ mA}$				V _{CC} -	-2		1
V	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VoL	$V_{CC} = 4.5 V$,	I _{OL} = 8 mA					0.35	0.5	1 '
1,	$V_{CC} = 5.5 \text{ V},$	V ₁ = 7 V			0.1			0.1	mA
¹ ін	$V_{CC} = 5.5 V,$	V ₁ = 2.7 V			20			20	μА
l _{IL}	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA
10*	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		- 112	- 30		-112	mA
^I ссн	$V_{CC} = 5.5 V$,	$V_1 = 4.5 \text{ V}$			2.4			2.4	mA
^I CCL	$V_{CC} = 5.5 \text{ V},$	V ₁ = 0 V			4.4			4.4	mA

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25 ^{\circ}\text{C}$ 'ALSO8 TYP		$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \text{ S}$ $T_A = \text{MIN t}$ 4ALSO8	:, ⊇, o MAX	ALSO8	UNIT
^t PLH	A or B	Y	8	4	17	4	17	ns
^t PHL	A or B	Y	5	3	14	3	13	ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



These devices contain four independent 2-input AND gates. They perform the boolean functions $Y=A\cdot B$ or $Y=\overline{\overline{A}+\overline{B}}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54ALS09 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS09 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Y
Н	Н	Н
L	X	L
Х	L	L

(TOP VIEW)

1A 🗌 1	U14∏ Vcc
1B 🔲 2	13 🗍 4B
1 Y 🔲 3	12 🗌 4A
2A 🗌 4	11 🗍 4Y
2B 🛮 5	10 🗍 3B
2Y 🗌 6	9 🗍 3A
GND ∏7	8 🗆 3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		7 V
Input voltage		7 V
Off-state output voltage		7 V
Operating free-air temperature range:	SN54ALS09	– 55 °C to 125 °C
	SN74ALS09	0 °C to 70 °C
Storage temperature range		– 65 °C to 150 °C

recommended operating conditions

		S	SN54ALS09		SN74ALS09			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
Vон	High-level output voltage			5.5			5.5	V
la.				4				mA
OL	Low-level output current						8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SI	N54ALS	509	SN74ALS09			UNIT
PARAMETER	1551 66	TEST CONDITIONS			MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V$,	$I_{J} = -18 \text{ mA}$			- 1.5			- 1.5	V
ГОН	$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V			0.1			0.1	mA
Vol	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$,	IOL = 8 mA					0.35	0.5	"
Η	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
⁽ ІН	$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20			20	μА
ll .	$V_{CC} = 5.5 V,$	V ₁ = 0.4 V			-0.1			-0.1	mA
¹ ССН	V _{CC} = 5.5 V,	V _I = 4.5 V			2.4			2.4	mA
¹ CCL	$V_{CC} = 5.5 V$,	V ₁ = 0 V			4.4			4.4	mA

 \pm All typical values are at $V_{CC} \approx 5$ V, $T_A = 25$ °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ $T_A = 25 ^{\circ}\text{C}$	$V_{CC}=4.5$ V to 5.5 V, $C_L=50$ pF, $R_L=2$ k Ω , $T_A=$ MIN to MAX		V,	UNIT	
			'ALS09	SN54	ALS09	SN7	4ALS09	
		İ	TYP	MIN	MAX	MIN	MAX]
tPLH	A or B	Y	15	9	35	9	30	ns
[†] PHL	A or B	Y	13	7	25	7	20	ns



These devices contain three independent 3-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54ALS10 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS10 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)


	NPUTS	OUTPUT	
Α	В	Υ	
Н	Н	Н	L
L	Х	X	н
×	L	Х	н
X	X	L	н

(TOP VIEW)

1 A 🗌	1	U 14	$\square v_{cc}$
1B 🗀	2	13	□1c ~
2A 🗀	3	12	1Y
2B 🗀	4	11	Эзс
2C	5	10	3B
2Y	6	9	ЗА
GND	7	8	[]3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS10, SN74ALS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS10	- 55 °C to 125 °C
SN74ALS10	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

			SN54ALS10			S	N74ALS	UNIT	
		MI	I NO	M	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		!			2			V
VIL	Low-level input voltage				0.8			0.8	V
¹ он	High-level output current				-0.4			-0.4	mA
la.	Low-level output current				4				mA
'OL	LOW-level output current							8	,,,,
TA	Operating free-air temperature	- 55	,		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TECT CO	ONDITIONS	SN54ALS10 SN74ALS		S10 UNI				
PANAMETER	TEST CO	DINDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V _{IK}	$V_{CC} = 4.5 V,$	I _I = -18 mA			- 1.5			- 1.5	٧
V		$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2					V
v _{он}		$I_{OH} = -0.4 \text{ mA}$				V _{CC} -	2		
VOL	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
OL	$V_{CC} = 4.5 V$,	I _{OL} = 8 mA					0.35	0.5	٧
11	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
1 _{IH}	$V_{CC} = 5.5 \text{ V},$	$V_1 = 2.7 V$			20			20	μΑ
1 _{IL}	$V_{CC} = 5.5 \text{ V},$	V ₁ = 0.4 V			-0.1			-0.1	mA
10*	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 V$	∹30		-112	∹30		-112	mA
¹ ссн	$V_{CC} = 5.5 V,$	V _I = 0 V			0.6			0.6	mA
¹ CCL	$V_{CC} = 5.5 V,$	$V_1 = 4.5 \text{ V}$			1.65			1.65	mA

 $^{^{\}dagger}$ All typical values are at V CC = 5 V , T A = 25 o C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_{L} = 15 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25 ^{\circ}\text{C}$		V _{CC} = 4.5 C _L = 50 pF R _L = 500 S T _A = MIN t	:, ⊋,		UNIT
			'ALS10	SN54	ALS10	SN74	ALS10]
			TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	4	3	17	3	15	ns
^t PHL	Any	Y	10	4	18	4	18	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



TYPES SN54ALS11, SN74ALS11 TRIPLE 3-INPUT POSITIVE-AND GATES


description

These devices contain three independent 3-input AND gates. They perform the boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A + \overline{B} + \overline{C}}$ in positive logic.

The SN54ALS11 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS11 is characterized for operation from 0 °C to 70 °C.


FUNCTION TABLE (each gate)

	NPUT	S	OUTPUT
Α	В	С	Υ
Н	Н	Н	Н
L	X	X	L
×	L	X	L
X	X	L	L



J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54ALS11, SN74ALS11 TRIPLE 3-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS11	– 55 °C to 125 °C
SN74ALS11	0 °C to 70 °C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		S	SN54ALS11			SN74ALS11			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
¹ он	High-level output current			-0.4			-0.4	mA	
1	Low-level output current			4				mA	
'OL	Low-level output current						8	1117	
TA	Operating free-air temperature	- 55		125	0		70	۰c	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	SN54ALS11 SN74ALS		N74ALS	S11			
PARAMETER	1551 CC	DINDITIONS	MIN	TYP‡	MAX	MIN	TYP:	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			1.5			- 1.5	٧
V _{ОН}		$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2					V
∙ ОН		I _{OH} = -04 mA				V _{CC} -	2		· ·
V _{OL}	V _{CC} = 4 5 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	· v
*OL	$V_{CC} = 4.5 V$,	I _{OL} = 8 mA					0.35	0.5	•
-	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΊΗ	$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
¹ IL	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA
10*	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	-30		-112	mA
¹ ссн	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V			1.8			1.8	mA
lccr	$V_{CC} = 5.5 V,$	V ₁ = 0 V			3.3			3.3	mA

 $[\]pm$ All typical values are at $V_{CC} = 5 \text{ V}, T_{A} = 25 \,^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_{L} = 15 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25 ^{\circ}\text{C}$		$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \text{ G}$ $T_A = \text{MIN t}$:, ⊋,		UNIT
			'ALS11	SN54	ALS11	SN74	ALS11	
			TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	12	5	23	5	20	ns
t _{PHL}	Any	Y	6	3	13	3	13	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



These devices contain three independent 3-input NAND gates with open-collector outputs. These gates perform the boolean functions $Y=\overline{A\cdot B\cdot C}$ or $Y=\overline{A+B+C}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54ALS12 is characterized for operation over the full military range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74ALS12 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

(TOP VIEW)


	_	TT.	V/-
1 A 🗌	1	$\bigcirc 14 \square$	VC
1B 🗌	2	13	1 C
2A 🗌	3	12	1 Y
2B 🗌	4	11	3C
2C 🗌	5	10	3B
2Y 🗌	6	9	ЗА
GND 🗌	7	8	3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

	INPUT	3	OUTPUT
Α	В	С	Y
Н	н	Н	L
L	X	X	н
х	L	X	н
X	X	L	н

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS12, SN74ALS12 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	
Off-state output voltage	
Operating free-air temperature range:	SN54ALS12
	SN74ALS12
Storage temperature range	- 65 °C to 150 °C

recommended operating conditions

		S	SN54ALS12			SN74ALS12		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5 5			5.5	V
1 -	L L			4				mA
IOL	Low-level output current						8	l IIIA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TECT OF	ONDITIONS	SN54ALS	S12 ·	S	N74ALS	312	UNIT	
PARAMETER	1651 00	SMOTTIONS	MIN TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA		- 1.5			- 1.5	V	
¹ ОН	$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V		0.1			0.1	mΑ	
V-	Vcc = 4.5 V,	IOL = 4 mA	0.25	0.4		0.25	0.4	٧	
VOL	$V_{CC} = 4.5 V$,	IOL = 8 mA				0.35	0.5		
11	$V_{CC} = 5.5 V,$	V ₁ = 7 V		0.1			0.1	mA	
ΊΗ	$V_{CC} = 5.5 V$,	V _I = 2.7 V		20			20	μΑ	
l L	$V_{CC} = 5.5 \text{ V},$	V _{IL} = 0.4 V		-0.1			-0.1	mΑ	
ССН	$V_{CC} = 5.5 V,$	V ₁ = 0 V		0.7			0.7	mΑ	
^I CCL	$V_{CC} = 5.5 V$,	V _I = 4.5 V		1.65			1.65	mA	

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ $T_A = 25 \text{ °C}$		$V_{CC} = 4$ $C_L = 50$ $R_L = 2 \text{ kg}$ $T_A = M \text{I} \text{I}$	Ω,	V ,	UNIT
			'ALS12	SN54	ALS12	SN7	4ALS12	
			TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	14	8	35	8	35	ns
[†] PHL	Any	Y	14	6	35	6	30	ns



These devices contain three independent 3-input AND gates with open-collector outputs. These gates perform the boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54ALS15 is characterized for operation over the full military range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74ALS15 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.


(TOP VIEW) 1A 1 1 1 1 VCC 1B 2 13 1C 2A 3 12 1Y 2B 4 11 3C 2C 5 10 3B 2Y 6 9 3A GND 7 8 3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

1	NPUTS	3	OUTPUT
Α	В	С	Y
Н	н	н	Н
L	Х	Х	L
Х	L	X	L
х	×	L	L

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS15, SN74ALS15 TRIPLE 3-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		
Input voltage		
Off-state output voltage		
Operating free-air temperature range:	SN54ALS15	55 °C to 125 °C
	SN74ALS15	0 °C to 70 °C
Storage temperature range		65 °C to 150 °C

recommended operating conditions

		s	SN54ALS15 SN74ALS15			315	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	CNIII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
1	Low-level output current			4				
OL	Low-level output current						8	
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		, ,	•		•				
PARAMETER	TECT CO	ONDITIONS	S	SN54ALS15 SN74ALS15			315	UNIT	
PARAMETER	iesi cc	PINDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	ONI
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			- 1.5			- 1.5	V
10н	$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V			0.1			0.1	mA
VOL	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$,	IOL = 8 mA					0.35	0.5	1 °
lį	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
ήн	$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20			20	μΑ
ήL	$V_{CC} = 5.5 V$,	V _{IL} = 0.4 V			-0.1			-0.1	mA
ICCH	$V_{CC} = 5.5 V$,	V _I = 4.5 V			1.8			1.8	mA
¹ CCL	$V_{CC} = 5.5 V$,	V _I = 0 V			3.3			3.3	mA

 $[\]pm$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_{L} = 15 \text{ pF},$ $R_{L} = 2 \text{ k}\Omega,$ $T_{\Delta} = 25 \text{ °C}$		C _L = 50 R _L = 2 ks	pF, ⊋,				
	(INFOT)	(001701)	'ALS15	SN54	ALS15		4ALS15			
			TYP	MIN	MAX	MIN	MAX			
^t PLH	Any	Υ	15	6	30	6	30	ns		
[†] PHL	Any	Y	15	6	35	6	35	ns		



These devices contain two independent 4-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C \cdot D}$ or $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic.

The SN54ALS20 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS20 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)


	INP	UTS		OUTPUT
Α	В	С	D	Y
Н	Н	Н	Н	L
L	X	X	X	н
×	L	X	X	н
×	Х	L	X	н
X	Х	Х	L	н

(TOP VIEW)

_		
1A 🛮 1	U14	□Vcc
1B 🛮 2	13] 2D
NC []3	12] 2C
1C 🛮 4	11]NC
1D 5	10	2B
1Y 🛮 6	9	2A
GND 🗖 7	8	2Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS20, SN74ALS20 DUAL 4-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage	
Operating free-air temperature rang	e: SN54ALS20 ,
	SN74ALS20 0 °C to 70 °C
Storage temperature range	

recommended operating conditions

		S	N54ALS	20	SN74ALS20			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ПОН	High-level output current			-0.4			-0.4	mA
1.	Low-level output current			4				mA
OL	Low-level output current						8	111/2
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	7507.0	ONDITIONS	SI	V54ALS	20	SI	174ALS	20	UNIT
PARAMETER	IESI C	ONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V _{IK}	$V_{CC} = 4.5 \text{ V},$	I ₁ = -18 mA			- 1.5			-1.5	V
v _{он}		I _{OH} = -0.4 mA	V _{CC} -	2					v
		I _{OH} = -04 mA				v _{cc} -	2		1 °
V -	$V_{CC} = 4.5 \text{ V}$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$,	I _{OL} = E mA					0.35	0.5	1 °
1	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
ΊΗ	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
IIL.	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.1			-0.1	mA
1 _{0*}	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	30		-112	-30		-112	mA
^I ссн	$V_{CC} = 5.5 V$,	V ₁ = 0 V			0.4			0.4	mA
CCL	$V_{CC} = 5.5 V$,	V _I = 4.5 V			1.1			1.1	mA

[‡]All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25 ^{\circ}\text{C}$		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				
			'ALS20	SN54	ALS20	SN74	ALS20		
		İ	1	TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	4	3	16	3	15	ns	
t _{PHL}	Any	Y	4	3	17	3	16	ns	

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.




These devices contain two independent 4-input AND gates. They perform the boolean functions $Y = A \cdot B \cdot C \cdot D$ or $Y = \overline{A + B + C + D}$ in positive logic.

The SN54ALS21 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS21 is characterized for operation from 0 °C to 70 °C.


FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Y
Н	Н	Н	Н	Н
L	Х	Х	Х	L
×	L	Х	X	L
Х	X	L	Х	L
х	X	Χ.	L	L



J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS21, SN74ALS21 DUAL 4-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	
Operating free-air temperature range: SN54ALS21 – 55	
SN74ALS21(0°C to 70°C
Storage temperature range	°C to 150°C

recommended operating conditions

			N54ALS	321	SN74ALS21			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
¹ ОН	High-level output current			-0.4			-0.4	mA
lo.	Low-level output current			4				mA
OL	Low-level output current				8] "" [
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	SN54ALS21			SN74ALS21		
PANAMETEN	IESI C	UNDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V _{IK}	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.5			-1.5	V
Voн		$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	-2					v
*он		$I_{OH} = -0.4 \text{ mA}$				V _{CC} -	2		ľ
V	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4		0.25	0.4	v
∨ _{OL}	$V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5	١ ٧
ų	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
¹ IH	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
¹ IL	$V_{CC} = 5.5 V$,	V _{IL} = 0.4 V			- 0.1			-0.1	mA
¹ 0*	$V_{CC} = 5.5 V$,	$V_{O} = 2.25 V$	-30		-112	-30		-112	mA
¹ ссн	$V_{CC} = 5.5 V$,	V ₁ = 4.5 V			1.2			1.2	mA
CCL	V _{CC} = 5.5 V,	V ₁ = 0 V			2.2			2.2	mA

 $[\]pm$ All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25 ^{\circ}\text{C}$		V _{CC} = 4.5 C _L = 50 pF R _L = 500 S T _A = MIN t	00 Ω, IIN to MAX SN74A AX MIN 24 6	•	UNIT
	1		'ALS21	SN54	IALS21	SN74	IALS21	i
			TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	12	6	24	6	24	ns
^t PHL	Any	Υ	5	3	15	3	15	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2 25 V on the outputs.



These devices contain two independent 4-input NAND gates. These gates perform the boolean functions Y = $\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$ or Y = $\overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.


The SN54ALS22 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS22 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Y
Н	Н	Н	Н	L
L	X	Х	Х	н
Х	L	X	х	н
Х	X	L	х	н
Х	X	X	L	н

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS22, SN74ALS22 DUAL 4-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 7 V
Input voltage		 7 V
Off-state output voltage		 7 V
Operating free-air temperature range:	SN54ALS22	 – 55 °C to 125 °C
	SN74ALS22	 0 °C to 70 °C
Storage temperature range		- 65 °C to 150 °C

recommended operating conditions

		SI	N54ALS	22	SN74ALS22			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
lo	Low-level output current			4				mA
lOL	Low-level output current						8	
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		SN54ALS	SN74ALS22				
PARAMETER	TEST CC	MIN TYP	MAX	MIN	TYP#	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	l _j = -18 mA		-1.5			-1.5	V
ЮН	$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V		0.1			0.1	mA
	$V_{CC} = 4.5 V$,	IOL = 4 mA	0.25	0.4		0.25	0.4	V
VOL	V _{CC} = 4.5 V,	IOL = 8 mA				0.35	0.5	\ \
l _l	$V_{CC} = 5.5 V$,	V ₁ = 7 V		0.1			0.1	mA
¹IH	V _{CC} = 5.5 V,	V ₁ = 2.7 V		20			20	μΑ
liL.	V _{CC} = 5.5 V,	VIL = 0.4 V		-0.1			-0.1	mA
ССН	V _{CC} = 5.5 V,	V ₁ = 0 V		0.4			0.4	mA
^I CCL	V _{CC} = 5.5 V,	V ₁ = 4.5 V		1.1			1.1	mA

‡All typical values are at V_{CC} = 5 V, T_A = 25 °C.

mice ming criai ac	10.101.00							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 15 pF, R _L = 2 kΩ, T _A = 25 °C	CNEA	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ $T_A = \text{MIN to MAX}$ $SN54ALS22$ $SN74ALS22$		UNIT	
	1		ALSZZ	314047	ALSZZ	31474	+ML3ZZ	1
			TYP	MIN	MAX	MIN	MAX	Ī
^t PLH	Any	Y	14	6	35	6	25	ns
^t PHL	Any	Y	11	4	25	4	20	ns



description

These devices contain three independent 3-input NOR gates. They perform the boolean functions $Y = \overline{A+B+C}$ or $Y = \overline{A}\cdot\overline{B}\cdot\overline{C}$ in positive logic.

The SN54ALS27 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS27 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)


ı	NPUTS	OUTPUT	
Α	В	С	Y
Н	Х	Х	L
Х	Н	Х	L
Х	Х	Н	L
L	L	L	н

(TOP VIEW)

1 A 🗌	1	U 14	□vcc
1B 🗌	2	13]1C
2 A 🗀	3	12] 1Y
2B 🗌	4	11]3C
2C [5	10] 3B
2Y [6	9]3A
GND[7	8] 3Y

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS27, SN74ALS27 TRIPLE 3-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}		, <i>.</i> 7 V
Input voltage		7 V
Operating free-air temperature range: SN54ALS2	27	- 55 °C to 125 °C
SN74ALS2	27	0 °C to 70 °C
Storage temperature range		- 65 °C to 150 °C

recommended operating conditions

			N54AL	527	S	N74ALS	527	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
^I ОН	High-level output current			-0.4			-0.4	mA
1	Low-level output current			4				mA
OL	LOW-16 Ver Output Current			_			8	IIIA
T_A	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TECT O	ONDITIONS	S	N54AL	527	S	N74ALS	527	UNIT
PANAMETER	PARAMETER TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V _{IK}	V _{CC} = 4.5 V,	i ₁ = -18 mA			-1.5			-1.5	V
Voн		I _{OH} = -0.4 mA	V _{CC} -	2					V
∙он		I _{OH} = -0.4 mA				V _{CC}	-2		ľ
Va	$V_{CC} = 4.5 V$,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
V _{OL}	$V_{CC} = 4.5 V$,	I _{OL} = 8 mA					0.35	0.5	1 *
l ₁	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1			0.1	mA
l _{IH}	$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20			20	μΑ
l _{IL}	V _{CC} = 5.5 V,	V _{IL} = 0.4 V			-0.1			-0.1	mA
10+	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 V$	- 30		-112	-30		-112	mA
^I ССН	$V_{CC} = 5.5 \text{ V},$	V _I = 0 V			2.0			2.0	mA
^I CCL	$V_{CC} = 5.5 V$,	V ₁ = 4.5 V			3.4			3.4	mA

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics

PARAMETER	. FROM (INPUT)	ТО (ОИТРИТ)	V _{CC} = 5 V, C _L = 15 pF, R _L = 500 Ω, T _A = 25 °C 'AL\$27	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $\begin{array}{ c c c c c c c c c c c c c c c c c c c$		IALS27	UNIT	
	ł	ł	TYP	MIN	MAX	MIN	MAX	
^t PLH	Any	Y	9	4	27	4	27	ns
^t PHL	Any	Y	3	3	11	3	11	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



description

These devices contain four independent 2-input NAND buffer gates. They perform the boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

The SN54ALS37 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74ALS37 is characterized for operation from 0 °C to 70 °C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	L
L	Х	н
×	L	н



J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54ALS37, SN74ALS37 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS37	– 55 °C to 125 °C
SN74ALS37	0 °C to 70 °C
Storage temperature range	- 65 °C to 150 °C

recommended operating conditions

		s	N54ALS	337	S	N74ALS	337	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V_{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
1	High-level output current			- 1				mA
ЮН	nigh-level output current						-2.6	I MA
la.	Low-level output current			12				mA
lor	Low-level output current						24	l ma
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			S	N54AL	337	S	N74AL	337	
PARAMETER	ARAMETER TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.5			- 1.5	V
V	$V_{CC} = 4.5 V$,	IOH = -1 mA	2.4	3.3					V
Vон	V _{CC} = 4.5 V,	I _{OH} ≈ -2.6 mA				2.4	3.2		1 v
V	$V_{CC} = 4.5 V$,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL -	V _{CC} = 4.5 V,	I _{OL} = 24 mA					0.35	0.5]
lj.	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ΊΗ	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20	1		20	μΑ
IIL	V _{CC} = 5.5 V,	V _{IL} = 0.4 V			-0.1	1		-0.1	mA
10*	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
¹ ссн	V _{CC} = 5.5 V,	V _I = 0 V			1.0			1.0	mA
ICCL	$V_{CC} = 5.5 V$,	V _I = 4.5 V			6.0			6.0	mA

[‡]All typical values are at V $_{CC}~=~5$ V, T $_{A}~=~25\,^{o}C.$

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R _L T _A	C = 4.5 V t = 50 pF, = 500 Ω, — MIN to M ALS37		ALS37	UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A.or B	Y	2	10	2	9	ns
t _{PHL}	A or B	Y	3	13	3	11	ns

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



description

These devices contain four independent 2-input NAND buffer gates with open-collector outputs. These NAND buffers perform the boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN54ALS38 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS38 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	Х	н
х	L	н

1A 1 V_{CC} 1B 2 13 4B 1Y 3 12 4A 2A 4 11 4Y 2B 5 10 3B 2Y 6 9 3A


(TOP VIEW)

J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

8 T 3Y

GND 7

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54ALS38, SN74ALS38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		7 V
Input voltage		7 V
Off-state output voltage		7 V
Operating free-air temperature range:	SN54ALS38	– 55 °C to 125 °C
	SN74ALS38	0 °C to 70 °C
Storage temperature range		- 65 °C to 150 °C

recommended operating conditions

		s	N54ALS	38	SN74ALS38			LIBUT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
Voн	High-level output voltage			5.5			5.5	V	
1-				12					
lOL	Low-level output current						24	mA.	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEGT 00	TEST CONDITIONS		SN54ALS38			338	
PARAIVIETER	TEST CC	INDITIONS	MIN TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _J = -18 mA		- 1.5			-1.5	٧
loн	V _{CC} = 4.5 V,	V _{OH} = 5.5 V		0.1			0.1	mA
Va.	V _{CC} = 4.5 V,	I _{OL} = 12 mA	0.25	0.4		0.25	0.4	V
VOL	V _{CC} = 4.5 V,	I _{OL} = 24 mA				0.35	0.5	ľ
4	V _{CC} = 5.5 V,	V _I = 7 V		0.1			0.1	mA
ΊΗ	V _{CC} = 5.5 V,	V ₁ = 2.7 V		20			20	μΑ
ΊL	$V_{CC} = 5.5 V$,	V _{IL} = 0.4 V		-0.1			-0.1	mA
ГССН	$V_{CC} = 5.5 V$,	V _I = 0 V		1.0			1.0	mA
CCL	$V_{CC} = 5.5 V$,	V _I = 4.5 V		6.0			6.0	mA

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics

PARAMETER FROM (INPUT)		TO (OUTPUT)	$V_{CC}=4.5$ V to 5.5 V, $C_L=50$ pF, $R_L=680$ Ω , $T_A=MIN$ to MAX			V ,	UNIT	
			SN54ALS38		SN74ALS38		1	
		MIN	MAX	MIN	MAX			
^t PLH	A or B	Y	6	28	6	23	ns	
^t PHL	A or B	Y	6	21	6	18	ns	



TYPES SN54ALS74, SN74ALS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54ALS74 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS74 is characterized for operation from 0°C to 70°C.


J Suffix—Case 632-07 (Ceramic) N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE

į		INPUTS			ООТ	PUTS
	PRESET	CLEAR	CLOCK	D	a	ā
-	L	Н	X	Х	H	L
	н	L	X	X	L	н
1	L	L	X	Х	н•	н•
ı	н	н	†	н	н	L
	н	н	Ť	L	L	н
	н	н	L	X	a _o	\overline{a}^{o}

*The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at Preset and Clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

logic symbol



Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	
Operating free-air temperature range:	SN54ALS74
	SN74ALS74
Storage temperature range	- 65 °C to 150 °C

TYPES SN54ALS74, SN74ALS74 **DUAL D-TYPE POSITIVE EDGE-TRIGGERED** FLIP-FLOPS WITH CLEAR AND PRESET

recommended operating conditions

			SI	N54ALS	74	SI	N74ALS	74	UNIT
			MIN	MOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltag	е			0.8			0.8	V
ЮН	High-level output curre	ent			- 0.4			-0.4	mA
					4				mA
IOL	Low-level output curre	Low-level output current						8	IIIA
fclock	Clock frequency		0		30	0		34	MHz
		PRE or CLR low	15			15			
tw	Pulse duration	CLK high	14			12			ns
		CLK low	19			17			1
	Setup time	Data	15			15			
t _{su}	before CLK†	PRE or CLR inactive	10			10			ns
th	Hold time, data after CLK1		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		7507	CONDITIONS	18	154ALS	74	SI	174ALS	74	UNIT	
PAF	RAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		$V_{CC} = 4.5 V$,	I _I = -18 mA			- 1.5			-1.5	V	
V			IOH = -0.4 mA	Vcc	-2					V	
Vон			IOH = -0.4 mA				V _{CC}	-2			
V		$V_{CC} = 4.5 V$,	IOL = 4 mA		0.25	0.4		0.25	0.4	V	
v_{OL}		V _{CC} = 4.5 V I _{OL} = 8 mA			0.35 0.			7 '			
l.	CLK or D	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1			0.1	mA	
Ц	PRE or CLR	VCC = 5.5 V,	v, v ₁ = 7 v			0.1			0.1		
l	CLK or D	V _{CC} = 5.5 V,	V ₁ = 2.7.V			20			20	μА	
ΉΗ	PRE or CLR	VCC = 5.5 V,	V - 2.7 V			20			20	μ^	
1	CLK or D	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			0.2	mA	
ΊL	PRE or CLR	vCC = 5.5 v,	.5 V, VI = 0.4 V			-0.4			-0.4	1111/4	
10*		$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	-30		- 112	mA	
lcc		$V_{CC} = 5.5 V$,	See Note 1		2.4	4		2.4	4	mA	

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R _L T _A	CC = 5 = 15 = 500 = 25	pF,) Ω, °C		V _{CC} = 4.5 C _L = 50 pF R _L = 500 S T _A = MIN t	F, Ω, to MAX		UNIT
			'ALS74		SN54ALS74		SN74ALS74		1	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			40	50		30		34		MHz
^t PLH	PRE or CLR	Q or Q		6		3	15	3	13	
^t PHL	THE OF CEN	2012		10		5	17	5	15	ns
^t PLH	CLK	Ω or $\overline{\Omega}$		8		5	18	5	16	ns
tPHL		2010		12		7	20	7	18] ""

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs. NOTE 1: I_{CC} is measured with D, CLK, and \overline{PRE} grounded, then with D, CLK, and \overline{CLR} grounded.



TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158

OUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

(TOP VIEW)

Ã/B [1	U ₁₆	□ vcc
1A [2	15	G
1B []3	14] 4A
1Y []4	13] 4B
2A [5	12] 4Y
2B []6	11] 3A
2Y [7	10] 3B
GND []8	9] 3Y


J Suffix—Case 620-08 (Ceramic) N Suffix—Case 648-05 (Plastic)

description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full data selection to the four output gates. A separate strobe input (\overline{G}) is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The 'ALS157 presents true data whereas the 'ALS158 presents inverted data to minimize propagation delay time.

The SN54ALS157 and SN54ALS158 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74ALS157 and SN74ALS158 are characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

logic symbols



'ALS158 Ã/B (1) G1 1A (4) 1Y (3) 18 (5) 2A (7) 2Y (6) 2B (11) (9) 3Y 3A (10) 3B (14) 4Á (12) (13) 4R


FUNCTION TABLE

	INPU	OUTF	Y TU		
STROBE	SELECT	DA	ATA		
Ğ	Ā/B	А	В	'ALS157	'ALS158
Н	Х	X	Х	L	Н
L	L	L	×	L	Н
L	L	н	×	Н	L
L	н	×	L	L	Н
	н	×	Н	н	L

Pin-numbers shown are for J and N packages

TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

logic diagrams (positive logic)



TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	
Operating free-air temperature range:	SN54ALS157, SN54ALS15855 °C to 125 °C
	SN74ALS157, SN74ALS158
Storage temperature range	

recommended operating conditions

		1	N54ALS N54ALS				SN74ALS157 SN74ALS158		
		MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.8			0.8	V	
	Hart In all a decay and a			-0.4					
ЮН	High-level output current						-0.4	mA	
				4					
OL	Low-level output current						8	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST C	TEST CONDITIONS		SN54ALS157 SN54ALS158		SN SN	UNIT		
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		$V_{CC} = 4.5 V_{c}$	I _I = 18 mA			- 1.5			-1.5	V
V ~ · ·			I _{OH} = -0.4 mA	V _{CC} -	2					V
Voн			l _{OH} = -0.4 mA				V _{CC} -	2		ľ
1/		$V_{CC} = 4.5 V$,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	ĺ	$V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5]
	A or B	V E E V	V _I = 7 V			0.1			0.1	mA
l)	A/B or G	$V_{CC} = 5.5 V$,	v = / v			0.2			0.2	I IIIA
	A or B	V				20			20	
ΊΗ	Ā/B or G	$V_{CC} = 5.5 V$	V = 2.7 V			40			40	μΑ
	A or B	\/ E E \/				-0.1			-0.1	
IL.	A/B or G	$V_{CC} = 5.5 V$,	V ₁ = 0.4 V			-0.2			-0.2	mA
10*		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
1	'ALS157	V E E V				8.0			8.0	mA
lcc	'ALS158	V _{CC} = 5.5 V				4.0			4.0	1 '''A

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25 \, ^{o}\text{C}$

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

'ALS157 switching characteristics

PARAMETER	FROM (INPUT)	то (оитрит)		C _L R _L T _A	C = 4.5 = 50 p = 500 = MIN	F, Ω, to MAX	J-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		UNIT
			SN	54ALS1	57	SN	74ALS1	57	
			MIN	TYP	MAX	MIN	TYP:	MAX	
^t PLH	A or B	Y	3	7	14	3	7	13	ns
tPHL	7 4016	'	3	6	14	3	6	13	7 115
⁽ PLH	Ā/B	~	6	18	32	6	18	30	ns
^t PHL	7 4/8	,	5	11	22	5	11	20	7 115
[†] PLH	Ē	Y	6	14	27	6	14	25	ns
^t PHL	7 "	1	4	9	17	4	9	15] '''

'ALS158 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)		C _L	C = 4.5 = 50 p = 500 = MIN	F , Ω,			UNIT
			SN	54ALS1	158	SN	74ALS	158]
		1	MIN	TYP	MAX	MIN	TYP‡	MAX	7
^t PLH	A or B	Y	3	7	17	3	7	14	
t _{PHL}	1 A OF B	ľ	3	6	12	3	6	11	ns
tPLH	Ā/B 1	Y	5	12	25	5	12	23	
[†] PHL	7 A/B '	1	5	18	35	5	18	30	ns
t _{PLH}	G 15	Y	4	8	17	4	8	16	ns
^t PHL	7 6 15		4	13	25	4	13	23] ""

‡All typical values are at V_{CC} = 5 V, T_A = 25 °C.



TYPES SN54ALS160 THRU SN54ALS163 SN74ALS160 THRU SN74ALS163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'ALS160 and 'ALS162 are decade counters, and the 'ALS161 and 'ALS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

(TO	P VIEW	')
CLR []1	U ₁₆	□vcc
CLK 🗆 2	15	RCO
A 🔲 3	14	_ Q _A
В 🗌 4	13	ΩB
C 🗌 5	12] α _C
D 🗌 6	11	$\Box a_{D}$
ENP 🔲 7	. 10	☐ ENT
GND □8	9	LOAD

J Suffix—Case 620-08 (Ceramic) N Suffix—Case 648-05 (Plastic)

The clear function for the 'ALS160 and 'ALS161 is asynchronous and a low level at the clear input sets both of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The clear function for the 'ALS162 and 'ALS163 is synchronous and a low level at the clear input sets both of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.


These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\mathsf{LOAD}}$) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS160 through SN54ALS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS160 through SN74ALS163 are characterized for operation from 0°C to 70°C.


TYPES SN54ALS160, SN54ALS162 SN74ALS160, SN74ALS162 SYNCHRONOUS 4-BIT DECADE COUNTERS

logic symbols


'ALS160 DECADE COUNTER WITH DIRECT CLEAR



'ALS162 DECADE COUNTER WITH SYNCHRONOUS CLEAR



'ALS160 logic diagram (positive logic)




'ALS162 decade counter is similar; however the clear is synchronous as shown for the 'ALS163 binary counter on the following page.


Pin numbers shown are for J and N packages.

logic symbols


'ALS161 BINARY COUNTER WITH DIRECT CLEAR



'ALS163 BINARY COUNTER WITH SYNCHRONOUS CLEAR



'ALS163 logic diagram (positive logic)



'ALS161 synchronous binary counter is similar; however the clear is asynchronous as shown for the 'ALS160 decade counter on the 'preceding page.

Pin numbers shown are for J and N packages.


TYPES SN54ALS160, SN54ALS162 SN74ALS160, SN74ALS162 SYNCHRONOUS 4-BIT DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

'ALS160, 'ALS162

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('ALS160 is asynchronous, 'ALS162 is synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit




typical clear, preset, count, and inhibit sequences

'ALS161, 'ALS163

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('ALS161 is asynchronous, 'ALS163 is synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit



TYPES SN54ALS160 THRU SN54ALS163 SN74ALS160 THRU SN74ALS163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	
Operating free-air temperature range: SN54A	LS160 thru SN54ALS163 55 °C to 125 °C
SN74A	LS160 thru SN74ALS163
Storage temperature range	-65°C to 150°C

recommended operating conditions

					154ALS1 THRU 154ALS1			74ALS1 THRU 74ALS1		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input vol	Itage		2			2			V
V_{IL}	Low-level input vol	tage				0.8			0.8	V
ЮН	High-level output v	oltage		T		-0.4			-0.4	mA
lOL	Low-level output c	urrent				4			8	mA
	Clash for any	'ALS160, 'ALS1	62	0		30	0		30	MHz
fclock	Clock frequency	'ALS161, 'ALS1	63	0		30	0		30	IVITIZ
		CLK High		18			15			
tw	Pulse duration	CLK Low		15			15			ns
		'ALS160, 'ALS1	61 CLR low	18			16]
		A, B, C, D		15			15			
		TAID TAIT	'ALS160, 'ALS161	20			20			1
_	Setup time	ENP, ENT	'ALS162, 'ALS163	20			20			1
t _{su}	before CLK†	'ALS160, 'ALS1	61 CLR inactive	15			15			ns
		(41.04.00 (41.04	CLR Low	25			25			1
		'ALS162, 'ALS1	CLR high (inactive)	15			15			1
th	Hold time, all syncl	hronous inputs afte	r CLK†	0			0			ns
TA	Operating free-air t	emperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			54ALS1 THRU 54ALS1		SN74ALS160 THRU SN74ALS163			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		$V_{CC} = 4.5 V$	$I_1 = -18 \text{ mA}$			-1.5			- 1.5	V
V			IOH = -0.4 mA	V _{CC} -	2					٧
VOH			I _{OH} = -0.4 mA	1			v _{cc}	-2		
V		$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0 25	0.4		0.25	0.4	<
VOL		$V_{CC} = 4.5, V,$	IOL = 8 mA					0.35	0.5	
11	LOAD, CLK or ENT	V _{CC} = 5.5 V,	V: - 7.V			0.2			0.2	mA
L"	All other	VCC = 5.5 V,	V = 7 V			0.1			0.1.	
чн	LOAD, CLK or ENT	V _{CC} = 5.5 V,	$V_1 = 0.4 \text{ V}$			40			40	μА
ЧН	All other	vCC = 5.5 v,	V = 0.4 V			20			20	μ
11L		$V_{CC} = 5.5 V,$	V ₁ = 0.4 V			-0.2			-0.2	mA
1o*		$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	-30		-112	mA
¹ CCL		$V_{CC} = 5.5 \text{ V}$				16			16	mA
¹ ссн		V _{CC} = 5.5 V				15.5			15.5	mA

 $[\]pm$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS160 AND SN54ALS162 SN74ALS160 AND SN74ALS162 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'ALS160 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4.5 C _L = 50 pi R _L = 500: T _A = MIN MS160 MS161	F, Ω, to MAX SN744	LS160 LS161	UNIT
			MIN	MAX	MIN	MAX	
	'AL	S160	30		30		MHz
fmax	'AL	S161	30		30		IVITZ
^t PLH	CLK	RCO	8	25	8	23	ns
^t PHL	CLK	nco	7	20	7	20	1 115
^t PLH	CLK	Any Q	4	22	4	22	ns
tPHL	CLK	Ally Q	6	28	6	28	1 113
^t PLH	ENT	RCO	5	20	5	20	ns
[†] PHL	CIVI	nco	4	16	4	16	1 '''
[†] PHL	CLR	Any Q	8	28	8	28	ns
[†] PHL	CLR	RCO	11	35	11	30	ns

'ALS162 switching characteristics

ALD TOL SWITTEN	ing characteristics						
			T	V _{CC} = 4.5	V to 5.5	V,	
				CL = 50 pl	F,		
	FROM		$R_L = 500 \Omega$				
PARAMETER	(INPUT)	TO (OUTPUT)		TA = MIN	to MAX		UNIT
	(MAPOT)	(001201)	SN54ALS162 SN74ALS162 SN54ALS163 SN74ALS163				
			MIN	MAX	MIN	MAX	
	'AL	S162	30		30		MHz
fmax	'AL	S163	30		30		IVITZ
^t PLH	CLK	RCO	8	25	8	23	ns
^t PHL	CLK		7	20	7	20	1115
^t PLH	CLK	Any Q	4	22	4	22	ns
^t PHL	CLK	Ally Q	6	28	6	28	113
[†] PLH	ENT	RCO	5	20	5	20	ns
[†] PHL	LIVI	1100	4	16	4	16] '''

See next page for 161 and 163.

TYPES SN54ALS161 AND SN54ALS163 SN74ALS161 AND SN74ALS163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'ALS161 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	1	V _{CC} = 4.5 C _L = 50 p R _L = 500 T _A = MIN (LS160)	F, Ω, to MAX	LS160	UNIT
		0100	MIN	MAX	MIN	MAX	
fmax		S160	30		30		MHz
11107		S161	30		30		
^t PLH	CLK	RCO	8	25	8	23	ns
^t PHL	CER	1100	7	20	7	20] '''
^t PLH	CLK	Any Q	4	22	4	22	ns
t _{PHL}	CER	Ally Q	6	26	6	26) ''s
^t PLH	ENT	RCO	5	20	5	20	ns
^t PHL	CIVI	l neo	4	16	4	16	1 '' s
^t PHL	CLR	Any Q	8	28	8	28	ns
tPHL	CLR	RCO	11	31	11	28	ns


'ALS163 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	i	C _L = 50 pl R _L = 500 pl T _A = MIN ALS162 ALS163	00 Ω, MIN to MAX SN74ALS162 SN74ALS163	ALS162 ALS163	UNIT
	/^/	'ALS162		MAX		MAX	
f _{max}			30				MHz
11102	'AL	S163 .	30		30		
^t PLH	CLK	RCO	8	25	8	23	ns
^t PHL	CLK	1100	7	20	7	20]
^t PLH	CLK	Any Q	4	22	4	22	ns
^t PHL	CLK	Any u	6	28	6	28	
^t PLH	ENT	RCO	5	20	5	20	ns
^t PHL	EIV 1	nco	4	16	4	16	1 '''

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 'ALS160 and 'ALS162 will count in BCD and the 'ALS161 and 'ALS163 will count in binary. Virtually any count mode (modulo-N, N₁-to-N₂, N₁-to-maximum) can be used with this fast look-ahead circuit.





TYPES SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable with Load Control

((TOP VIEW)									
в[1	J ₁₆	VCC							
oΒ [2	15	Α							
QA [3	14	CLK							
CTEN [4	13	RCO							
D/Ū [5	12	MAX/MIN							
ac []6	11 🗍	LOAD							
σ _D [7	10	С							
GND [8	9	D							

descriptions J Su

The 'ALS190 and 'ALS191 are synchronous, reversible up/down counters. The 'ALS190 is a 4-bit decade counter and the 'ALS191 is a 4-bit binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input (\overline{CTEN}) is low. A high at \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up (D/\overline{U}) input. When D/\overline{U} is low, the counter counts up and when D/\overline{U} is high, it counts down.

J Suffix—Case 620-08 (Ceramic) N Suffix—Case 648-05 (Plastic)

These counters feature a fully independent clock circuit. Changes at the control inputs (CTEN and D/U) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.


These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The CLK, D/Ū, and LOAD inputs are buffered to lower the drive requirement, which significantly reduces the loading on, or current required by, clock drivers, etc., for long parallel words.


Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The ripple clock output produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The SN54ALS190 and SN54ALS191 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS190 and SN74ALS191 are characterized for operation from 0 °C to 70 °C.

'ALS190 logic symbol




'ALS190 logic diagram (positive logic)




Pin numbers shown are for J and N packages.

TYPES SN54ALS191, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

'ALS191 logic symbol



'ALS191 logic diagram (positive logic)



Pin numbers shown are for J and N packages


TYPES SN54ALS190, SN74ALS190 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

typical load, count, and inhibit sequences

'ALS190

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.




TYPES SN54ALS191, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

typical load, count, and inhibit sequences

'ALS191

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.



TYPES SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 7 V
Input voltage		 <i></i> 7 V
Operating free-air temperature range:	SN54ALS190, SN54ALS191	 – 55 °C to 125 °C
	SN74ALS190, SN74ALS191	 0 °C to 70 °C
Storage temperature range		-65°C to 150°C

recommended operating conditions

			I	154ALS					UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input volta	ge	2			2			٧
VIL	Low-level input volta	ge			0.8			0.8	V
ЮН	High-level output cur	rent			-0.4			-0.4	mA
laı	Low-level output cur	ront			4				mA
lOL	Low-level output current							8	IIIA
f	Clock frequency	'ALS190	0		25	0		25	MHz
fclock		'ALS191	0		25	0		25	
	Pulse duration	CLK high	20			20			
$t_{\mathbf{W}}$		CLK low	20			20			ns
		LOAD low	25			25			
		Data before LOAD†	20			20			
	0-1	CTEN before CLK1	20			20			
t _{su}	Setup time	D/Ū before CLKt	20			20			ns
		LOAD inactive before CLK1	20			20			
		Data after LOADf	0			0			
th	Hold time	CTEN after CLKf	0			0			ns
		D/Ū after CLKf	0			0			1
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	SN54ALS190 SN54ALS191		SN74ALS190 SN74ALS191			UNIT		
	MANIETEN	1231		MIN	TYP#	MAX	MIN	TYP#	MAX	İ	
VIK		VCC = 4.5 V,	I _I = -18 mA			- 1.5			-1.5	V	
Voн			IOH = -0.4 mA	V _{CC} -	2						
٧ОН			IOH = -0.4 mA				V _{CC}	-2		V	
VOL		$V_{CC} = 4.5 V$,	OL = 4 mA		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = 4.5, V,	IOL = 8 mA	1				0.35	0.5	1 '	
1.	CTEN	Vcc = 5.5 V,				0.1			0.1		
lj	All others	vCC = 5.5 v,	V ₁ = 7 V			0.1			0.1	mA	
1	CTEN	.,				20			20		
ΉΗ	All others	VCC = 5.5 V,	$CC = 5.5 \text{ V}, \qquad V_1 = 2.7 \text{ V}$			20			20	μΑ	
	CTEN	.,				-0.2			-0.2		
IIL	All others	$V_{CC} = 5.5 V$	$V_I = 0.4 V$			-0.1			- 0.1	mA	
I _{O*}		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
lcc		V _{CC} = 5.5 V,	All inputs at 0 V			17.5			17.5	mA	

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.
*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN544	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$ SN54ALS190 SN74ALS190				
			1	LS191	SN74A			
			MIN	MAX	MIN	MAX	1	
	'ALS190		25		25			
fmax	'ALS191		25		25		MHz	
^t PLH	LOAD	Any Q	8	45	8	45		
^t PHL		LOAD	Ally d	8	35	8	35	ns
[†] PLH	A, B, C, D	Any Q	4	28	4	26	ns	
tPHL		A., Q	4	37	4	35	""	
^t PLH	CLK	RCO	5	17	5	16	ns	
^t PHL			5	15	5	14	113	
^t PLH	Cl.K	Any Q	3	25	3	25	ns	
[†] PHL	0	7, 4	3	28	3	28	'''	
^t PLH	CLK	MAX/MIN	8	35	8	35	ns	
^t PHL			8	25	8	20		
^t PLH	D/Ū	RCO	15	44	15	40	ns	
^t PHL			10	34	10	32	,13	
^t PLH	D/Ū	MAX/MIN	8	28	8	26	ns	
^t PHL	5,0	17 /3/3/171114	8	28	8	26		
^t PLH	CTEN	RCO	4	17	4	17	ns	
^t PHL			4	16	4	16		



TYPES SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear

B 1 1 16 VCC QB 2 15 A QA 3 14 CLR DOWN 4 13 BO UP 5 12 CO QC 6 11 LOAD QD 7 10 C

(TOP VIEW)

J Suffix—Case 620-08 (Ceramic)
N Suffix—Case 648-05 (Plastic)

9 D

GND 8

description

The 'ALS192 and 'ALS193 are synchronous, reversible up/down counters. The 'ALS192 is a 4-bit decade counter and the 'ALS193 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered by a low-to-high-level transition of either count (clock) input (Up or Down). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs. The clock, count, and load inputs are buffered to lower the drive requirements. This significantly reduces the loading on clock drivers, etc., for long parallel words.

These counters were designed to be cascaded without the need for external circuitry. The borrow output (BO) produces a low-level pulse while the count is zero (all outputs low) and the count-down input is low. Similarly, the carry output (\overline{CO}) produces a low-level pulse while the count is maximum (9 or 15) and the count-up input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN54ALS192 and SN54ALS193 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$. The SN74ALS192 and SN74ALS193 are characterized for operation from 0 $\,^{\circ}\text{C}$ to 70 $\,^{\circ}\text{C}$.




TYPES SN54ALS192, SN74ALS192




SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS (DUAL CLOCK WITH CLEAR)

'ALS192 logic diagram (positive logic)




Pin numbers shown are for J and N packages

'ALS193 logic symbol



'ALS193 logic diagrams (positive logic)



Pin numbers shown are for J and N packages


TYPES SN54ALS192, SN74ALS192 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS (DUAL CLOCK WITH CLEAR)

typical clear, load, and count sequence

'ALS192

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES. A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.


TYPES SN54ALS193, SN74ALS193 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS (DUAL CLOCK WITH CLEAR)

typical clear, load, and count sequences

'ALS193

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high, when counting down, count-up input must be high.

TYPES SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage	
Operating free-air temperature range:	SN54ALS192, SN54ALS193 ~ 55 °C to 125 °C
	SN74ALS192, SN74ALS193
Storage temperature range	

recommended operating conditions

					ALS192 SN74ALS192 ALS193 SN74ALS193				UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input ve	oltage	2			2			V
VIL	Low-level input vo	oltage			0.8			0.8	V
ЮН	High-level output	current			- 0.4			-0.4	mA
lOL	Low-level output	current			4			8	mA
,	Clark for any	'ALS192	0		25	0		25	
fclock	Clock frequency	'ALS193	0		25	0		25	MHz
	Pulse duration	CLR high	20			20			
		LOAD low	25			25			
t _w		Up or Down high	20			20			ns
		Up or Down low	20			20			1
		Data before LOAD†	20			20			
t _{su}	Setup time	CLR inactive before Up1 or Down1	5			5			ns
		LOAD inactive before Upt or Downt	15			15			1
		Data after LOAD1				0			
^t h	Hold time	Up high after Downf	0			0			ns
		Down high after Up†	0			0			1
TA	Operating free-air	temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS		SN54ALS192 SN54ALS193			SN74ALS192 SN74ALS193		
	MANIETEN	1231		MIN TYP‡	MAX	MIN	TYP:	MAX		
ViK		$V_{CC} = 4.5 V$,	I _I = -18 mA		~ 1.5			-1.5	٧	
∨он			IOH = -0.4 mA	V _{CC} -2					V	
L VOH			IOH = -0.4 mA				V _{CC} -2		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V		$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA	0.25	0.4		0.25	0.4	V	
VOL		V _{CC} = 4.5, V,	IOL = 8 mA				0.35	0.5	· '	
	Up, Down	V 55V			0.1			0.1	4	
11	All others	$V_{CC} = 5.5 V$,	$V_1 = 7 V$		0.1			0.1	mA	
	Up, Down	V 5.5.V	V _{CC} = 5.5 V, V _I = 2.7 V		20			20		
ΉΗ	All others	vCC = 5.5 v,			20			20	μΑ	
	Up, Down	V 55V			- 0.1			-0.1		
ηΓ	All others	$V_{CC} = 5.5 V$,	$V_1 \approx 0.4 \text{ V}$		~0.1			-0.1	mA	
10*		V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-112	-30		-112	mA	
lcc		$V_{CC} = 5.5 V$,	See Note 1		17			17	mA	

[‡]All typical values are at $V_{CC} = 5 \text{ V, } T_{A} = 25 \, ^{\circ}\text{C}.$

 $^{^*}$ The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

NOTE 1. I_{CC} is measured with the clear and load inputs gounded, and all other inputs at 4.5 V.

TYPES SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

switching characteristics

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	SN54	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54ALS192$ $SN74ALS192$				
				ALS193	SN74ALS193			
			MIN	MAX	MIN	MAX		
	' <i>'</i>	ALS192	25		25		MHz	
f _{max}	'/	ALS193	25		25		IVITIZ	
^t PLH	Un	Up CO	4	18	4	18	ns	
^t PHL	7 %		5	18	5	18] ""	
^t PLH	Down	ВО	4	18	4	18	ns	
tPHL .	Down	60	5	18	5	18	113	
^t PLH	Un as Davin	Any Q	4	35	4	33		
[†] PHL	Up or Down	Ally U	4	35	4	33	ns	
^t PLH	H LOAD	Any Q	8	48	8	45	ns	
^t PHL		Any d	8	35	8	35] '''	
^t PHL	CLR	Any Q	5	30	5	30	ns	



TYPES SN54ALS240, SN54ALS241 SN74ALS240, SN74ALS241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical $\overline{\mathbb{G}}$ (active-low output control) inputs, and complementary \mathbb{G} and $\overline{\mathbb{G}}$ inputs. These devices feature high fan-out and improved fan-in.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

*2G for 'ALS240 or 2G for 'ALS241

J Suffix—Case 732-03 (Ceramic) N Suffix—Case 738-01 (Plastic)


logic symbols





Pin numbers shown are for J and N packages

logic diagrams (positive logic)



TYPES SN54ALS240, SN54ALS241, SN74ALS240, SN74ALS241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	V
Input voltage	V
Voltage applied to a disabled 3-state output	V
Operating free-air temperature range: SN54ALS240, SN54ALS241 – 55 °C to 125 °C	С
SN74ALS240, SN74ALS241 0 °C to 70 °	С
Storage temperature range -65 °C to 150 °I	С

recommended operating conditions

			SN54ALS240			SN				
		<u> </u>		54ALS2		SN74ALS241			UNIT	
			NIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2			V	
٧ _{IL}	Low-level input voltage				8.0			0.8	V	
1	High-level output current				- 12				mA	
ЮН								-15	1 111/4	
lou	Low-level output current				12				mA	
lor	Low-level output current							24] ""A	
TA	Operating free-air temperature	- !	55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST	TEST CONDITIONS		54ALS		SN74ALS240 SN74ALS241			UNIT	
				MIN	TYP#	MAX	MIN	TYP:	MAX	1	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			1.5			-1.5	V	
		V _{CC} = 4.5 V,	IOH = -3 mA	2.4	3.2		2.4	3.2			
∨он		V _{CC} = 4.5 V,	IOH = -12 mA	2						\ \	
	V _{CC} = 4.5 V,	IOH = -15 mA				2					
\/a:		V _{CC} = 4.5 V, I _C			0.25	0.4		0.25	0.4	v	
VOL	$V_{CC} = 4.5 V$,	IOL = 24 mA					0.35	0.5	, v		
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μА	
OZL		V _{CC} = 5.5 V,	V _O = 0.4 V			- 20			- 20	μΑ	
4		V _{CC} = 5.5 V,	V _I = 7 V		-	0.1			0.1	mA	
ЧН		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
IIL		$V_{CC} = 5.5 V$,	V ₁ = 0.4 V			-0.1			-0.1	mA	
1 _{0*}		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
			Outputs high			11.5			11.5		
	'ALS240		Outputs low			22			22		
lcc -		V _{CC} = 5.5 V	Outputs disabled			25			25	1	
		VCC = 5.5 V	Outputs high			11.5			11.5	mA	
	'ALS241		Outputs low			23			23		
			Outputs disabled			27			27		

 $^{^{\}ddagger}$ All typical values are at $^{\lor}$ CC = 5 $^{\lor}$, † A = 25 $^{\circ}$ C.

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS240, SN54ALS241, SN74ALS240, SN74ALS241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

'ALS240 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4.5 C _L = 50 pF R1 = 500 G R2 = 500 G T _A = MIN to ALS240	. MAX	ALS240 MAX	UNIT
tpLH	Α Α	Y	3	12	3	10	ns
[†] PHL	7 ^		2	11	2	9	l lis
^t PZH	G	V	5	22	5	20	ns
[†] PZL	7	'	5	30	5	28] '''
^t PHZ	G	Y	2	15	2	13	ns
tPLZ]		3	21	3	17]

'ALS241 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5$ $C_{L} = 50 \text{ pF.}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = MIN \text{ to}$ $ALS241$ MAX	2, 2,		UNIT
t _{PLH}			3	14	3	12	
tPHL	A A	Y	3	13	3	10	ns
tPZH	1G	Y	7	25	7	21	T
†PZL	7 16	16	7	25	7	21	ns
^t PHZ	1 G	Y	2	18	2	16	ns
tPLZ	7 .0	,	3	26	3	20	1 '''s
^t PZH	2G	Y	7	25	7	21	ns
^t PZL	7 20	1	7	25	7	21	1 ''5
^t PHZ	2G	V	2	18,	2	16	ns
tPLZ	- 26 Y		3	26	3	20	.,,,



TYPES SN54ALS242, SN54ALS243, SN74ALS242, SN74ALS243,

QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- 2-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce Loading

description

These four-data-line transceivers are designed for asynchronous two-way communications between data buses. The SN74' devices can be used to drive terminated lines down to 100 ohms.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

(TOP VIEW)


GAB □1	U14 VCC
NC 🗆 2	13 GBA
A1 🛮 3	12 NC
A2 🛮 4	11 🗍 B1
A3 🗌 5	10 🗍 B2
A4 ∏6	9 🗍 B3
GND 🔲 7	8 🗍 B4

J Suffix—Case 632-07 (Ceramic) N Suffix-Case 646-05 (Plastic)

logic symbol

'ALS242


'ALS243



FUNCTION TABLE

INP	UTS	'ALS242	'AL\$243
ĞАВ	GBA	ALSZ4Z	AL3243
L	L	Ā to B	A to B
Н	Н	B̄ to A	B to A
н	L	Isolation	Isolation
	11	Latch A and B	Latch A and B
L	Н	$(A = \overline{B})$	(A = B)

logic diagrams (positive logic)



Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS242, SN54ALS243, SN74ALS242, SN74ALS243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage: All inputs	
I/O ports	5.5 V
Operating free-air temperature range: S	SN54ALS242, SN54ALS243 – 55 °C to 125 °C
S	SN74ALS242, SN74ALS2430°C to 70°C
Storage temperature range	

recommended operating conditions

			SN54ALS242 SN54ALS243			SN74ALS242 SN74ALS243				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧		
VIH	High-level input voltage	2			2			V		
V _{IL}	Low-level input voltage			0.8			0.8	٧		
				-12				mA		
IOH	High-level output current						- 15	1 MA		
				12						
lOL	Low-level output current						24	† mA		
TA	Operating free-air temperature	- 55		125	0		70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS		154ALS2 154ALS2		SN74ALS242 SN74ALS243			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 V$,	I _I = -18 mA			-1.5			-1.5	V
		V _{CC} = 4.5 V,	IOH = -3 mA	2.4	3.2		2.4	3.2		
۷он		$V_{CC} = 4.5 V$,	IOH = -12 mA	2						V
		V _{CC} = 4.5 V,	I _{OH} = -15 mA				2			1
	V _{CC} =		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VoL	V _{CC} = 4.5 V,	I _{OL} = 24 mA					0.35	0.5	\ \	
	Control inputs	$V_{CC} = 5.5 V,$	V ₁ = 7 V			0.1			0.1	
Ч	A or B ports		V _I = 5.5 V			0.1			0.1	mA
	Control inputs	V 55.V	V 27V			20			20	
ΉΗ	A or B ports▲	$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
	Control inputs	V _{CC} = 5.5 V,	V 0.4.V			⊣0.1			- 0.1	mA
ΙL	A or B ports▲	vCC = 5.5 v,	V = 0.4 V			-0.1			-0.1	mA
10*		$V_{CC} = 5.5 V$,	V _O = 2.25 V	⊣30		-112	-30		∹112	mA
			Outputs high			19			19	
	'ALS242		Outputs low			25			25	
1		V _{CC} = 5.5 V	Outputs disabled			25			25	mA
lcc		VCC - 5.5 V	Outputs high			19			19	l mA
	'ALS243		Outputs low			25			25	Ì
			Outputs disabled			27			27	

 $[\]pm Ali$ typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

 $[\]blacktriangle For I/O$ ports, the parameters $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$ include the off-state output current.

TYPES SN54ALS242, SN54ALS243, SN74ALS243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'ALS242 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$					
			SN54	ALS242	SN74A	İ		
			MIN	MAX	MIN	MAX		
^t PLH	A or B	B or A	3	15	3	11	ns	
^t PHL		B 01 A	2	14	2	10	l iis	
^t PZH	GAB	В	4	24	4	22	ns	
tPZL	J GAB		7	32	7	30	1 115	
t _{PHZ}	GAB	В	2	18	2	16	ns	
tPLZ	J GAB		4	28	4	25	1115	
^t PZH	GBA	Α	4	24	4	22	ns	
tPZL	GBA		7	32	7	30	1 115	
tPHZ	GBA	A	2	18	2	16	ns	
tPLZ	1 354	^	4	28	4	25	1 '15	

'ALS243 switching characteristics

PARAMETER	FROM (INPUT)	то (ОИТРИТ)		$V_{CC} = 4.5$ $C_L = 50 \text{ pl}$ $R_1 = 500$ $R_2 = 500$ $T_A = MIN$	F, Ω, Ω,	,	UNIT
		1	SN54/	ALS243	SN74A	LS243	1
			MIN	MAX	MIN	MAX	1
[†] PLH	A or B	B or A	4	15	4	11	
^t PHL		BOLA	4	15	4	11	ns
^t PZH	GAB	В	7	25	7	23	ns
[†] PZL	- GAB	В	7	26	7	24	1 "
t _{PHZ}	ĞАВ	В	2	20	2	18	ns
^t PLZ	JUAB	В	4	30	4	25	1115
^t PZH	GBA	Α	7	25	7	23	ns
^t PZL	1 GBA		7	26	7	24	1 "
^t PHZ	GBA	^	2	20	2	18	20
tPLZ	T GBA	A	4	30	4	25	ns



TYPES SN54ALS244, SN74ALS244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ALS240, and 'ALS241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \overline{G} (active-low input control) inputs, and complementary G and \overline{G} inputs.


The SN54ALS244 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74ALS244 is characterized for operation from 0°C to 70°C.

	(TOF	VIEW)	
1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND	1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12 11	VCC 2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1


J Suffix—Case 732-03 (Ceramic) N Suffix—Case 738-01 (Plastic)

logic diagram (positive logic)





logic symbol



Pin numbers shown are for J and N packages

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS244, SN74ALS244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS244	– 55 °C to 125 °C
SN74ALS244	0 °C to 70 °C
Storage temperature range	- 65 °C to 150 °C

recommended operating conditions

		SN	SN54ALS244		SN74ALS244				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-leve! input voltage			0.8			0.8	V	
1	High level output ourrest			- 12				^	
ЮН	High-level output current						- 15	mA.	
· .	Low lovel output aurora			12				^	
IOL	Low-level output current						24	mA .	
ТД	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	N54ALS	244	SN74ALS244			UNIT
PANAIVIETEN	1531 C				MAX	MIN	TYP‡	MAX	CINIT
V _{IK}	$V_{CC} = 4.5 V$,	$I_{\parallel} = -18 \text{ mA}$			- 1.5			- 1.5	V
	$V_{CC} = 4.5 V$,	I _{OH} = -3 mA	2.4	3.2		2.4	3.2		
VOH	$V_{CC} = 4.5 V$,	$I_{OH} = -12 \text{ mA}$	2						V
	$V_{CC} = 4.5 V$	I _{OH} = -15 mA				2			
.,	$V_{CC} = 4.5 V$	lOL = 12 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.35	0.5	
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
lozL	$V_{CC} = 5.5 V$,	V _O = 0.4 V			- 20			- 20	μΑ
Ŋ	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
I _{IH}	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
lil.	$V_{CC} = 5.5 V$,	V _I = 0.4 V			- 0.1			- 0.1	mA
I _{O*}	V _{CC} = 5 5 V,	V _O = 2.25 V	- 30		- 112	- 30		- 112	mA
		Outputs high			11.5			11.5	
lcc	V _{CC} = 5.5 V	Outputs low			23			23	mA
		Outputs disabled			27			27]

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS244, SN74ALS244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MiN to MAX}$ $SN54ALS244 \qquad SN74ALS244$			UNIT
			MIN	MAX	MIN	MAX	
t _{PLH}			3	14	3	11	
tPHL	A	Y	3	13	3	10	ns
^t PZH	G	Υ	7	25	7	21	
^t PZL	· ·	,	7	25	7	21	ns
^t PHZ	G	γ	2	15	2	14	
t _{PLZ}	1	•	3	22	3	17	ns



TYPES \$N54AL\$245, \$N74AL\$245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs Reduce DC Loading

description

These octal bus transceivers are designed for synchronous twoway communication between data buses. The control function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.

The SN54ALS245 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74ALS245 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

(TOP VIEW)

DIR	□ī	U20		Vcc
A 1	<u></u> 2	19	Б	ฐ
Α2	[]3	18		В1
Α3	□ 4	17		B2
Α4	□5	16		В3
Α5	∏ 6	15		В4
Α6	П 7	14		B5
Α7	□8	13		В6
Α8	□ 9	12		В7
GND	□10	11		B8


J Suffix—Case 732-03 (Ceramic) N Suffix—Case 738-01 (Plastic)

logic symbol

G (19) (1) DIR -3 EN1 [BA] 3 EN2 [AB] ۵ D 2 V A2 В2 (4) А3 В3 Α4 В4 Α5 85 A6 В6 12) Α7 В7

Pin numbers shown are for J and N packages

logic diagram (positive logic)



Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS245, SN74ALS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage: All inputs	
I/O ports	
Operating free-air temperature range:	SN54ALS245
	SN74ALS245
Storage temperature range	65°C to 150°C

recommended operating conditions

		SN	SN54ALS245			SN74ALS245			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
Іон	High-level output current			- 12				mA	
ЮН	High-level output current						- 15	1 ""	
1	Low lovel extent extent			12				^	
IOL	Low-level output current						24	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TF0T	CONDITIONS	SN	54ALS2	45	SN	74ALS2	45	118117	
PARAMETER		TEST CONDITIONS		MIN	TYP:	MAX	MIN	TYP‡	MAX	UNIT	
VIK		$V_{CC} = 4.5 V$,	$I_{I} = -18 \text{ mA}$			-1.5			- 1.5	٧	
		$V_{CC} = 4.5 \text{ V},$	IOH = -3 mA	2.4	3.2		2.4	3.2			
Vон		$V_{CC} = 4.5 \text{ V},$	IOH = -12 mA	2						V	
		V _{CC} = 4.5 V,	I _{OH} = -15 mA				2				
		$V_{CC} = 4.5 V$,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = 4.5 V,	IOL = 24 mA					0.35	0.5		
,	Control inputs	$V_{CC} = 5.5 V$,	V _I = 7 V	1		0.1			0.1	mA	
l _l	A or B ports	$V_{CC} = 5.5 V$,	V ₁ = 5.5 V			0.1			0.1	1 ""	
1	Control inputs	Vcc = 5.5 V,	V _I = 2.7 V			20			20	μА	
ΉΗ	A or B ports▲	VCC = 5.5 V,				20			20	1 44	
1	Control inputs	V _{CC} = 5.5 V,	V ₁ = 0.4 V			-0.1			- 0.1	mA	
ΊL	A or B ports▲	VCC = 5.5 V,	V = 0.4 V			-0.1			- 0.1).1 MA	
10*		$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	-30		-112	mA	
			Outputs high			35			35		
1CC		V _{CC} = 5.5 V	Outputs low			45			45	mA	
			Outputs disabled			47.5			47.5]	

 $[\]pm$ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25 \text{ °C}$

^{*}The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

 $[\]blacktriangle For I/O$ ports, the parameters I_{IH} and I_{IL} include the off-state output current

TYPES SN54ALS245, SN74ALS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\begin{array}{c} V_{CC} = 4.5 \text{ V to 5.5 V}, \\ C_{L} = 50 \text{ pF}, \\ R1 = 500 \Omega, \\ R2 = 500 \Omega, \\ T_{A} = \text{MIN to MAX} \\ \hline SN54ALS245 & SN74ALS245 \end{array}$			UNIT	
					ALS245		
			MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	3	16	3	12	ns
[†] PHL	7 000	8017	3	14	3	12	1113
^t PZH	G	A or B	7	20	8	17	ns
· tPZL	7	1 2018	10	22	10	20	1 ''5
tPHZ	G	A or B	3	16	3	14	
[†] PLZ	7 "	7018	4	23	4	20	ns

C


SCHOTTKY TTL



FAST Data Sheets



Advance Information QUAD 2-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F00 MC74F00

QUAD 2-INPUT NAND GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST OF	MOITIONE	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	NDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	it LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V _{CC} = MIN, I _{IN} =	–18 mA	
1/	0	54	2.5			V	I _{OH} = -1.0 mA	\/ BAIN	
Vон	Output HIGH Voltage	74	2.7			٧	I _{OH} = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
l	Innua IIICII Current				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
IL	Input LOW Current				-0.6	mA	VCC = MAX, VIN	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OI}	T = 0 V	
1	Power Supply Current Total, Output HIGH				2.8	mA	V _{CC} = MAX, V _{IN}	= GND	
Icc	Total, Output LOW				10.2	mA	V _{CC} = MAX, V _{IN}	= Open	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = -55°C V _{CC} = 5.0	4F C to +125°C O V ± 10% 50 pF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns





Fig. 1



Advance Information QUAD 2-INPUT NOR GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F02 MC74F02

QUAD 2-INPUT NOR GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70° C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		UNITS	TEST OF	ONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	IESTCC	MUITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	٧	VCC = MIN, IIN =	-18 mA	
	0	54	2.5			V	I _{OH} = -1.0 mA	NA BAIN	
Vон	Output HIGH Voltage	74	2.7			V	I _{OH} = -1.0 mA	VCC = MIN	
VOL	Output LOW Voltage	•			0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
1	In				20	μА	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
ΊL	Input LOW Current				-0.6	mA	VCC = MAX, VIN	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V		
1	Power Supply Current Total, Output HIGH				5.6	mA	V _{CC} = MAX, V _{IN} = GND		
ıcc	Total, Output LOW				13	mA	VCC = MAX, VIN	= Note 3	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.
- Measured with one input high, one input low for each gate.
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

		54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			4F	-	4F	
SYMBOL	PARAMETER				to +125°C V ± 10% 50 pF	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 5\%$ $C_L = 50 \text{ pF}$		UNITS
	}	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.5	5.5	2.5	7.5	2.5	6.5	ns
tPHL	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns





Fig. 1



Advance Information



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F04 MC74F04

HEX INVERTER

FASTTM SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1251 ((SNOTTIONS	
VIH	Input HIGH Voltage		2.0			>	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V _{CC} = MIN, I _{IN} =	-18 mA	
	0.4411101117-14	54	2.5			V	IOH = -1.0 mA	\/ BAINI	
Vон	Output HIGH Voltage	74	2.7			V	I _{OH} = -1.0 mA	VCC = MIN	
VOL	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
1	1				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
IL	Input LOW Current				-0.6	mA	VCC = MAX, VIN	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _O	UT = 0 V	
1	Power Supply Current Total, Output HIGH				4.2	mA	V _{CC} = MAX, V _{IN}	= GND	
lcc	Total, Output LOW				15.3	mA	V _{CC} = MAX, V _{IN}	= Open	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	TA =	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F TA = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns





Fig. 1



Advance Information OUAD 2-INPUT AND GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F08 MC74F08

QUAD 2-INPUT AND GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°c
Іон	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1251 00	INDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	VCC = MIN, IIN =	-18 mA	
	0.4	54	2.5			V	I _{OH} = -1.0 mA		
Vон	Output HIGH Voltage	74	2.7			V	IOH = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
	Input HIGH Current				20	μА	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΉΗ	input nigh Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
IL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	VCC = MAX, VOL	T = 0 V	
1	Power Supply Current Total, Output HIGH				8.3	mA	V _{CC} = MAX, V _{IN}	= Open	
lcc	Total, Output LOW				12.9	mA	V _{CC} = MAX, V _{IN}	= GND	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

 This document costs is information on a new graduat Specifications and information berein.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

		54/	54/74F T _A = +25°C V _{CC} = +5.0 V C _I = 50 pF		ŀF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C ₁ = 50 pF				
SYMBOL	PARAMETER	V _{CC} =			to +125°C V ± 10% 50 pF			UNITS		
		MIN	MAX	MIN	MAX	MIN	MAX			
tPLH	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns		
tPHL	Propagation Delay	2.5	5.3	2.0	7.5	2.5	6.3	ns		





Fig. 1



Advance Information TRIPLE 3-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F10 MC74F10

TRIPLE 3-INPUT NAND GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS
STIVIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1231 CC	MULLIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	V _{CC} = MIN, I _{IN} =	-18 mA
	0 4 4 111011111	54	2.5			V	IOH = -1.0 mA	
VOH	Output HIGH Voltage	74	2.7			V	I _{OH} = -1.0 mA	V _{CC} = MIN
VOL	Output LOW Voltage				0.5	V	IOL = 20 mA	V _{CC} = MIN
i	In a set LIICII Comment				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
lН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
IL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V
ios	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V	
	Power Supply Current Total, Output HIGH				2.1	mA	V _{CC} = MAX, V _{IN} = GND	
lcc	Total, Output LOW				7.7	mA	V _{CC} = MAX, V _{IN}	= Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	T _A =	54/74F TA = +25°C VCC = +5.0 V CL = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns





Fig. 1



Advance Information TRIPLE 3-INPUT AND GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F11 MC74F11

TRIPLE 3-INPUT AND GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1231 00	INDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage
VIK	Input Clamp Diode Voltage)			-1.2	V	V _{CC} = MIN, I _{IN} =	–18 mA
	0	54	2.5			V	I _{OH} = -1.0 mA	\/ A4IN
VOH	Output HIGH Voltage	74	2.7			٧	I _{OH} = -1.0 mA	V _{CC} = MIN
VOL	Output LOW Voltage				0.5	V	IOL = 20 mA	V _{CC} = MIN
1	I				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
ΊН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
IIL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V	
1	Power Supply Current Total, Output HIGH				6.2	mA	V _{CC} = MAX, V _{IN}	= Open
ICC	Total, Output LOW				9.7	mA	V _{CC} = MAX, V _{IN}	= GND

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

		54,	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		4F	7	4F	
SYMBOL	PARAMETER	vcc =			to +125°C) V ± 10% 50 pF	T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns
tPHL	Propagation Delay	2.5	5.5	2.0	7.5	2.5	6.5	ns





Fig. 1



Advance Information DUAL 4-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F20 MC74F20

DUAL 4-INPUT NAND GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		LINITO	TEST OF	MIDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltag	
VIK	Input Clamp Diode Voltage	•			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA	
	0	54	2.5			V	I _{OH} = -1.0 mA	
VOH	Output HIGH Voltage	74	2.7			٧	I _{OH} = -1.0 mA V _{CC} = MIN	
VOL	Output LOW Voltage				0.5	V	IOL = 20 mA VCC = MIN	
1	Innua MICH Command				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
l _{IL}	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V	
	Power Supply Current Total, Output HIGH				1.4	mA	V _{CC} = MAX, V _{IN} = GND	
lcc	Total, Output LOW				5.1	mA	V _{CC} = MAX, V _{IN}	= Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	TA =	54/74F TA = +25°C VCC = +5.0 V CL = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns





Fig. 1



Advance Information QUAD 2-INPUT OR GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

MC54F32 MC74F32

QUAD 2-INPUT OR GATE
FASTTM SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range and will meet the specifications of 54ALS devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1251 CC	CNOTHONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	t HIGH Voltage
VIL	Input LOW Voltage				0.8	٧	Guaranteed Input LOW Voltage	
VIK	Input Clamp Diode Voltag	e			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output HICH Valtage	54, 74	2.5			V	IOH = -1.0 mA	
VOH	Output HIGH Voltage	74	2.7			٧	I _{OH} = -1.0 mA V _{CC} = MIN	
VOL	Output LOW Voltage				0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN
1	Innut HICH Cilerant				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
lΗ	Input HIGH CUrrent				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
IL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V	
1	Power Supply Current Total, Output HIGH				9.2	mA	V _{CC} = MAX, V _{IN} = GND	
lcc	Total, Output LOW				15.5	mA	V _{CC} = MAX, V _{IN}	= Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = -55°(V _{CC} = 5.0	4F C to +125°C O V ± 10% 50 pF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	1
tPLH	Propagation Delay	3.0	5.6	3.0	7.5	3.0	6.6	ns
tPHL	Propagation Delay	3.0	5.3	2.5	7.5	3.0	6.3	ns





Fig. 1



MC54F64 MC74F64

Advance Information 4-2-3-2-INPUT AND-OR-INVERT GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

4-2-3-2-INPUT AND-OR-INVERT GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NIDITIONS
STMBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MIN	
	0	54	2.5			V	I _{OH} = -1.0 mA	14 84181
Vон	Output HIGH Voltage	74	2.7			V	I _{OH} = -1.0 mA	VCC = MIN
VOL	Output LOW Voltage				0.5	V	IOL = 20 mA	V _{CC} = MIN
	1				20	μА	V _{IN} = 2.7 V	V MAAY
ЛН	Input HIGH Current				0.1	mA	V _{IN} = 7.0 V	V _{CC} = MAX
ijĽ	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
	Power Supply Current Total, Output HIGH				2.8	mA	V _{IN} = GND	V _{CC} = MAX
Icc	Total, Output LOW			1	4.7	mA	VIN = *	- VCC - WAX

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.
- * ICCL is measured with all inputs of one gate open and remaining inputs grounded.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

SYMBOL	PARAMETER	T _A = -	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		4F C to +125°C O V ± 10% 50 pF	7 TA = 0°0 VCC = 5 CL =	UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX	1
tPLH	Propagation Delay	2.5	6.0	2.5	8.0	2.5	7.0	ns
tPHL	Propagation Delay	2.0	4.5	1.5	6.5	2.0	5.5	ns





Fig. 1



Advance Information

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The MC54F/74F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q,\overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.



TRUTH TABLE (Each Half)

		<u> </u>
INPUT	OUT	PUTS
@ t _n	@ t	n + 1
D	q	ā
L	L	н
н	н	L

Asynchronous inputs:

LOW Input to \overline{S}_D sets Q to HIGH level LOW Input to \overline{C}_D sets Q to LOW level Clear and Set are indepedent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{O} HIGH


H = HIGH Voltage Level
L = LOW Voltage Level
t_n = Bit time before clock pulse
t_n + 1 = Bit time after clock pulse

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein
are subject to change without notice.


MC54F74 MC74F74

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL



CONNECTION DIAGRAM



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT		
· · · · ·	Complex Voltage = *	54	4.50	5.0	5.50			
VCC Supply Voltage*	Supply Voltage*	74	4.75	5.0	5.25	V		
-	O	54	-55	25	125			
TA	Operating Ambient Temperature Range	74	0	25	70	°C		
ЮН	Output Current — High	54, 74			-1.0	mA		
lOL	Output Current — Low	54, 74			20	mA		

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS TEST CO		ONDITIONS	
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551 (
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
	0	54	2.5	3.4		V	IOH = -1.0 mA	\/ AAIAI	
VOH	OH Output HIGH Voltage		2.7	3.4		V	IOH = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
1	Input HIGH Current				20	μΑ	V _{IN} = 2.7 V	V- 1443V	
ήΗ	Input nigh Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
IIL	Input LOW Current (CP and D Inputs)				-0.6	mA	VIN = 0.5 V	VCC = MAX	
11.	(CD and SD Inputs)				-1.8	mA	· IIV		
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Current			10.5	16	mA	V _{CP} = 0 V	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		54F		7		
1			TA = +25°	C	T _A = -55	to +125°C	$T_A = 0 t$		
SYMBOL	PARAMETER	\ V	CC = +5.0	V	VCC = 5.	0 V ±10%	V _{CC} = 5.0 V ±5% C _L = 50 pF		UNITS
		1	C _L = 50 pl	F	CL=	50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	Maximum Clock Frequency	100	125		100		100		MHz
tPLH	Propagation Delay	3.8	5.3	6.8	3.8	8.5	3.8	7.8	
^t PHL	CP _n to Q _n or Q̄ _n	4.4	6.2	8.0	4.4	10.5	4.4	9.2	ns
tPLH	Propagation Delay	3.2	4.6	6.1	3.2	8.0	3.2	7.1	
^t PHL	CDn or SDn to On or On	3.5	7.0	9.0	3.5	11.5	3.5	10.5	ns

AC OPERATING REQUIREMENTS


		54/74F TA = +25°C VCC = +5.0 V			5	54F		74F	
SYMBOL	PARAMETER				T _A = -55 to +125°C V _{CC} = 5.0 V ±10%				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H) t _s (L)	Set up Time, HIGH or LOW D _n to CP _n	2.0 3.0			3.0 4.0		2.0 3.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP _n	1.0 1.0			2.0 2.0		1.0 1.0		
t _w (H) t _w (L)	CP _n Pulse Width, HIGH or LOW	4.0 5.0			4.0 6.0		4.0 5.0		ns
t _W (L)	CDn or SDn Pulse Width LOW	4.0			4.0		4.0		ns
trec	Recovery Time CDn or SDn to CP	2.0			3.0		2.0		ns



MC54F86 MC74F86

Advance Information

QUAD 2-INPUT EXCLUSIVE-OR GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT EXCLUSIVE-OR GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V _{CC} Supply \	C	54	4.50	5.0	5.50	.,	
	Supply Voltage*	74	4.75	5.0	5.25	V	
		54	-55	25	125	0.0	
TA	Operating Ambient Temperature Range	74	0	25	70	°C	
ІОН	Output Current — High	54, 74			-1.0	mA	
lOL	Output Current — Low	54, 74			20	mA	

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT C	ONDITIONS	
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inp	ut LOW Voltage	
VIK	Input Clamp Diode Voltag	e			-1.2	٧	I _{IN} = -18 mA	V _{CC} = MIN,	
	54		2.5	3.4		٧	IOH = -1.0 mA		
VOH Output HIGH Voltage	74	2.7	3.4		V	I _{OH} = -1.0 mA	VCC = MIN		
VOL	Output LOW Voltage			0.35	0.5	٧	IOL = 20 mA	V _{CC} = MIN	
l	Innut HICH Current				20	μΑ	V _{IN} = 2.7 V	Vcc = MAX	
ΉΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	ACC - INIXX	
ŊĽ	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
	Barrier Cumply Current			15	23	mA	Inputs LOW	\/=== MAY	
lcc	Power Supply Current			18	28		Inputs HIGH	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.


				54/74F			7		
			Γ _A = +25°		$T_A = -55 \text{ to } +125^{\circ}\text{C}$				}
SYMBOL PARAMETER		V _{CC} = +5.0 V			V _{CC} = 5.0 V ±10%		V _{CC} = 5.0 V ±5%		UNITS
		C _L = 50 pF			CL = 50 pF		C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	4.0	5.5	3.0	7.0	3.0	6.5	
tPHL	(Other Input LOW)	3.0	4.2	5.5	3.0	7.0	3.0	6.5	ns
tPLH	Propagation Delay	3.5	5.3	7.0	3.5	8.5	3.5	8.0	ns
^t PHL	(Other Input HIGH)	3.0	4.7	6.5	3.0	8.0	3.0	7.5	115



DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

Advance Information

DESCRIPTION — The MC54F/74F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and K inputs together.



TRUTH TABLE

INPUTS		OUTPUTS
@ t _n		@ t _{n + 1}
J	ĸ	Q Q
L	Н	No Change
L	L	LH
Н	н	H L
Н	L	Toggles

Asynchronous Inputs:

LOW Input to \overline{S}_D sets Ω to HIGH level LOW Input to \overline{C}_D sets Ω to LOW level Clear and Set are indepedent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Ω and $\overline{\Omega}$ HIGH

t_n = Bit time before clock pulse t_n + 1 = Bit time after clock pulse H = HIGH Voltage Level L = LOW Voltage Level


FAST is a trademark of Fairchild Camera and Instrument Corporation

This document contains information on a new product. Specifications and information herein are subject to change without notice


MC54F109 MC74F109

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL







(Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAROL	DADAMETER			LIMITS		LINUTC	TECT OF	NOTIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	I IESI CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
			2.5	3.4		V	I _{OH} = -1.0 mA	Maria - Naini	
VOH	Output HIGH Voltage	74	2.7	3.4		V	IOH = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
1	Innuit IIICI Current				20	μΑ	V _{IN} = 2.7 V	Vcc = MAX	
ΉΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	ACC - INIMX	
IIL	Input LOW Current (J, K and CP Inputs)				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
·1L	(CD and SD Inputs)				-1.8	mA	3.07	1.00 111111	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Current			11.7	17	mA	V _{CP} = 0 V	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			54F T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		$74F$ $T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 5\%$ $C_L = 50 \text{ pF}$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	90	125		90		90		MHz
tPLH tPHL	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	9.0 10.5	3.8 4.4	8.0 9.2	ns
tPLH tPHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to \overline{Q}_{n}	3.2 3.5	5.2 7.0	7.0 9.0	3.2 3.5	9.0 11.5	3.2 3.5	8.0 10.5	ns

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V			54F T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Set up Time, HIGH or LOW J_n or \overline{K}_n to CP_n	3.0 3.0			3.0 3.0		3.0 3.0		ns
th (H) th (L)	Hold Time, HIGH or LOW Jn or Kn to CPn	1.0 1.0			1.0 1.0		1.0 1.0		113
t _W (H) t _W (L)	CP _n Pulse Width, HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns
t _W (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width LOW	4.0			4.0		4.0		ns
t _{rec}	Recovery Time CDn or SDn to CP	2.0			2.0		2.0		ns



MC54F138 MC74F138

Advance Information


1-OF-8 DECODER/DEMULTIPLEXER


DESCRIPTION — The MC54F/74F138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or to a 1-of-32 decoder using four F138s and one inverter.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

1-OF-8 DECODER/ DEMULTIPLEXER

FAST™ SCHOTTKY TTL





CONNECTION DIAGRAM DIP (TOP VIEW)

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4 5 to 5 5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/14001	242445752			LIMITS			7507.0	01101710110	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V _{CC} = MIN, I _{IN} =	-18 mA	
			2.5			V	I _{OH} = -1.0 mA	NA BAINI	
Vон	Output HIGH Voltage	74	2.7			V	I _{OH} = -1.0 mA	VCC = MIN	
VOL	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
t	Innut HICH Current				20	μА	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	1 = 7.0 V	
ηL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	ı = 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{CC} = MAX, V _O	UT = 0 V	
lcc	Power Supply Current				20	mA	V _{CC} = MAX		

AC CHARACTERISTICS

SYMBOL	PARAMETER	LEVELS OF DELAY	54/74F TA = +25°C VCC = +5.0 V CL = 50 pF		T _A = -55°0 V _{CC} = 5.	4F C to +125°C O V ±10% 50 pF	74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	ł
tPLH	Propagation Delay,	3	3.5	7.0	3.5	12	3.5	8.0	ns
tPHL	Address to Output		4.0	8.0	4.0	9.5	4.0	9.0	ns
tPLH	Enable to Output	2	3.5	70	3.5	11	3.5	8.0	ns
tPHL	E ₁ or E ₂	2	3.0	7.0	3.0	8.0	3.0	7.5	ns
tPLH	Enable to Output	2	4.0	8.0	4.0	12.5	4.0	9.0	ns
^t PHL	E3	3	3.5	7.5	3.5	8.5	3.5	8.5	ns

NOTES

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type

² Not more than one output should be shorted at a time, nor for more than 1 second.


FUNCTIONAL DESCRIPTION — The decoder accepts three binary weighted inputs (A₀, A₁, A₂) and when enabled provides eight mutually exclusive active LOW outputs $(\overline{O}_0 - \overline{O}_7)$. The F138 features three Enable inputs, two active LOW $(\overline{E}_1, \overline{E}_2)$ and one active HIGH (E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E₃ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138s and one inverter.

The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.


TRUTH TABLE


		INP	UTS						оит	PUTS			
Ē ₁	Ē ₂	E3	A ₀	Α1	A ₂	ō ₀	\overline{o}_1	\overline{o}_2	\overline{o}_3	\overline{o}_4	\bar{o}_5	\overline{o}_6	ō ₇
н	×	×	×	×	×	н	н	н	н	н	н	Н	н
×	н	×	×	×	×	н	н	н	н	н	н	н	н
×	×	L	×	×	×	н	н	н	н	н	н	н	н
L	L.	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	Н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	L	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
L	L	н	н	L	н	н	н	н	н	н	L	н	н
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care



AC TEST CIRCUIT







MC54F139 MC74F139

Advance Information

DUAL 1-OF-4 DECODER


DESCRIPTION — The MC54F/74F139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four minterms of two variables.

- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

FAST is a trademark of Fairchild Camera and Instrument Corporation

This document contains information on a new product. Specifications and information herein are subject to change without notice

DUAL 1-OF-4 DECODER
FASTTM SCHOTTKY TTL



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAROL	BARAMETER			LIMITS		LINUTO	TECT OF	NOTIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage	
VIK	Input Clamp Diode Voltage)			-1.2	V	V _{CC} = MIN, I _{IN} =	-18 mA	
		54	2.5			V	I _{OH} = -1.0 mA		
VOH	Output HIGH Voltage	74	2.7			٧	I _{OH} = -1.0 mA	V _{CC} = MIN	
V _{OL}	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
ĺН	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
IIL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN}	= 0.5 V	
los	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _O	UT = 0 V		
lcc	Power Supply Current			20	mA	V _{CC} = MAX			

AC CHARACTERISTICS:

SYMBOL PARAMETER	T _A = V _{CC} =	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF MIN MAX		4F C to +125°C O V ±10% 50 pF I MAX	74 TA = 0°0 VCC = 5. CL =	UNITS	
tpLH Propagation Delay, tpHL Address to Output	3.5	7.0 8.0	2.5 3.5	9.5	3.0	8.0 9.0	ns
tPLH tPHL Enable to Output	3.5	7.0 6.5	3.0	9.0	3.5 3.0	8.0 7.5	ns ns

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{2.} Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (AQ, A1) and provide four mutually exclusive active LOW outputs $(\overline{O}_0-\overline{O}_3)$. Each decoder has an active LOW Enable (\overline{E}) . When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the F139 generates all four miniterms of two variables. These four miniterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

	INPUTS			OUTPUTS					
Ē	A ₀	Αı	ō ₀	Ō ₁	\overline{o}_2	\overline{o}_3			
Н	×	×	н	н	н	н			
L	L	L	L	н	н	н			
L	н	L	н	L	н	н			
L	L	н	н	н	L	н			
l L	н	н	Н	н	н	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care




Fig. a

AC WAVEFORMS




Fig. 1




Fig. 2

AC TEST CIRCUIT




Fig. 3




MC54F153 MC74F153


Advance Information

DESCRIPTION — The MC54F/74F153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (noninverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables.

DUAL 4-INPUT MULTIPLEXER FAST™ SCHOTTKY TTL

LOGIC DIAGRAM





GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	_	_	-1.0	mA
lOL	Output Current — Low	54, 74	_	_	20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0°C to 70°C temperature range.

(6

FUNCTIONAL DESCRIPTION

The F153 is a Dual 4-Input Multiplexer. It can select two bits of data from up to four sources under the control of the common Select Inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW.

The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Z_{b} &= \overline{E}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT	INPUTS		INPL	ITS (a	or b)		ОИТРИТ
S ₀	S ₁	Ē	l ₀	l ₁	12	lз	Z
Х	Х	Н	Х	Х	Х	Х	L
L	L	L	L	Х	Х	Х	L
L	L	L	Н	Х	X	Х	H
н	L	L	X	L	X	Х	L
H	L	L	X	Н	X	Х	Н
L	Н	L	Х	Х	L	Х	L
L	н	L	Х	Х	н	Х	Н
Н	н	L	Х	X	X	L	L
Н	Н	L	Х	X	X	H	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			ł	LIMITS	3				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HiGH Voltage		2.0			٧	Guaranteed Input I	HIGH Voltage	
VIL	Input LOW Voltage				0.8	٧	Guaranteed Input LOW Voltage		
ViK	Input Clamp Diode Voltage			-1.2	٧	I _{IN} = -18 mA, V _C (= MIN		
Vari	Output HIGH Voltage	54	2.5			>	I _{OL} = -1.0 mA	V MIN	
VOH	Output high voltage 74		2.7			٧	I _{OL} = -1.0 mA	VCC = MIN	
VOL	Output LOW Voltage				0.5	· V	I _{OL} = 20 mA	V _{CC} = MIN	
1	Input HIGH Current				20	μΑ	$V_{IN} = 2.7 \text{ V, } V_{CC}$	= MAX	
ίΗ	Input high current				0.1	mA	V _{IN} = 7.0 V, V _{CC} = MAX		
Ι _Ι L	Input LOW Current				-0.6	mA	$V_{IN} = 0.5 V, V_{CC}$	= MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V, V _{CC}	= MAX	
lcc	Power Supply Current				20	mA	VIN = GND, VCC	= MAX	


NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.


AC CHARACTERISTICS

SYMBOL	PARAMETER	T _A =	74F + 25°C + 5.0 V 50 pF	T _A = -55°0 V _{CC} = 5.	4F C to +125°C 0 V ±10% 50 pF	74 T _A = 0°C V _{CC} = 5.0 C _L =	UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	5.5	10.5	5.0	14	5.5	12	ns
tPHL	S _n to Z _n	4.0	9.0	3.5	11	4.0	10.5	
tPLH	Propagation Delay	5.0	9.0	4.5	11.5	5.0	10.5	ns
tPHL	E _n to Z _n	4.0	7.0	3.5	9.0	4.0	8.0	
tPLH	Propagation Delay	4.0	7.0	3.5	9.0	4.0	8.0	ns
tPHL	I _n to Z _n	3.0	6.5	2.5	8.0	3.0	7.5	

AC TEST CIRCUIT



PROPAGATION DELAY MEASUREMENTS



NOTES:

All input waveforms have the following characteristics:
 Low Level = 0 V

High Level = 3.0 V Rise and Fall Times (10% to 90%) = 2.5 ns


2. All timing is measured at 1.5 V unless otherwise indicated.



Advance Information

QUAD 2-INPUT MULTIPLEXER

DESCRIPTION — The MC54F/74F157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.



TRUTH TABLE

	INP	UTS	OUTPUT	
Ē	s	lo	h	Z
Н	х	х	х	L
L	н	X	L	L
L	н	х	н	н
L	L	L	х	L
L	L	н	х	н

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

FAST is a trademark of Fairchild Camera and Instrument Corporation. This document contains information on a new product. Specifications and information herein are subject to change without notice.


MC54F157 MC74F157

QUAD 2-INPUT MULTIPLEXER

FAST™ SCHOTTKY TTL







J Suffix - Case 620-08

(Ceramic) N Suffix — Case 648-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Voc. S	C 1 1/1 1/2	54	4.50	5.0	5.50	
vcc	Supply Voltage*	74	4.75	5.0	5.25	\ \
_		54	-55	25	125	0.0
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS	
STINIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1231 COI	NDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage	
VIK	Input Clamp Diode Voltage)			-1.2	V	$I_{IN} = -18 \text{ mA}$ $V_{CC} = MIN,$		
	0	54	2.5	3.4		V	IOH = -1.0 mA		
VOH	Output HIGH Voltage	74	2.7	3.4		٧	IOH = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage			0.35	0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN	
1	Innut HIGH Current				20	μΑ	V _{IN} = 2.7 V	V MAY	
ļΙΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	VCC = MAX	
ΙΙL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Icc	Power Supply Current			15	23	mA	All Inputs = 4.5 V	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		5	4F	7-	4F		
						$T_A = -55 \text{ to } +125^{\circ}\text{C}$				
SYMBOL	PARAMETER					.0 V ±10%		.0 V ±5%	UNITS	
			CL = 50 pF		CL=	C _L = 50 pF		C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	į	
tPLH	Propagation Delay	4.5	10.1	13	3.5	17	4.5	15		
tPHL	S to Z _n	3.5	6.3	8.0	3.5	11.5	3.5	9.0	ns	
tPLH	Propagation Delay	5.0	7.6	10	5.0	15	5.0	11.5		
tPHL	E to Z _n	3.8	5.3	7.0	3.8	8.5	3.8	8.0	ns	
tPLH	Propagation Delay	3.8	5.5	7.0	3.5	10	3.8	8.0		
tPHL	In to Zn	2.5	4.6	5.5	2.5	7.5	2.5	7.0	ns	

FUNCTIONAL DESCRIPTION — The F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The F157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} &Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \qquad Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ &Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \qquad Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

A common use of the F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.



MC54F158 MC74F158


Advance Information

QUAD 2-INPUT MULTIPLEXER

DESCRIPTION — The MC54F/74F158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.

QUAD 2-INPUT MULTIPLEXER

FAST™ SCHOTTKY TTL




TRUTH TABLE

	INF	UTS	3	OUTPUTS
Ē	s	lo	l1	Z
Н	х	х	х	Н
L	L	L	Х	н
L	L	Н	Х	L
L	Н	x	L	н
L	н	x	н	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic)

N Suffix — Case 648-05 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
.,	C + V !:- *	54	4.50	5.0	5.50	V
VCC	Supply Voltage*	74	4.75	5.0	5.25) V
-	0 4	54	-55	25	125	
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETED			LIMITS		LINUTO	TEOT O	NUDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltag		
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MIN,		
Val	Outrust IIICH Voltage	54	2.5	3.4		V	IOH = -1.0 mA		
VOH	OH Output HIGH Voltage	74	2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
1	Input HIGH Current			i	20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX	
lΗ	input nigh current				100	μΑ	V _{IN} = 7.0 V	ACC - MAX	
IIL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Icc	Power Supply Current*			10	15	mA	V _{CC} = MAX		

NOTES

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

70 0117	AIIAOTEIIIOTIOO									
			54/74F		5	54F		4F		
		-	Γ _A = +25°	С	T _A = -55	to +125°C	TA = 0			
SYMBOL	PARAMETER	V _{CC} = +5.0 V			V _{CC} = 5.	V _{CC} = 5.0 V ±10%		.0 V ±5%	UNITS	
			C _L ≈ 50 pl	=	C _L = 50 pF		CL = 50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	Propagation Delay	4.0	6.4	8.5	4.0	10.5	4.0	9.5		
tPHL	S to Z	4.0	6.9	9.0	4.0	10.5	4.0	10.5	ns	
tPLH	Propagation Delay	4.5	6.2	8.0	4.5	9.5	4.5	9.0		
tPHL	E to Zn	3.5	6.4	8.5	3.5	9.5	3.5	9.5	ns	
tPLH	Propagation Delay	3.0	4.4	5.9	2.5	8.5	3.0	7.0		
^t PHL	In to Z	2.0	3.3	4.5	2.0	6.0	2.0	5.5	ns	

^{*}ICC measured with outputs open and 4.5 V applied to all inputs.

6

FUNCTIONAL DESCRIPTION — The F158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs. The F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the F158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F158 can generate four functions of two variables with one variable n common. This is useful for implementing gating functions.



Advance Information

QUAD D FLIP-FLOP

DESCRIPTION — The MC54F/74F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs when LOW.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT

FUNCTIONAL DESCRIPTION — The F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

INPUTS	ουτ	PUTS
@ t _n , MR = H	@	t _{n + 1}
Dn	Qn	Q _n
L	L	Н
н	Н	L


 t_n = Bit time before clock positive-going transition t_{n+1} = Bit time after clock positive-going transition H = HIGH Voltage Level L = LOW Voltage Level


FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.


MC54F175 MC74F175

QUAD D FLIP-FLOP
FASTTM SCHOTTKY TTL





LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
.,		54	4.50	5.0	5.50	
Vcc	Supply Voltage*	74	4.75	5.0	5.25	1 V
Τ.	O	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	242445752			LIMITS		LINUTO	TEOT 00	NOTIONO	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
ViH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage	1			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
Vон	0. 4. 4.111011.1/-14	54	2.5	3.4		V	I _{OH} = -1.0 mA		
	Output HIGH Voltage	74	2.7	3.4		V	IOH = -1.0 mA	ACC = WIN	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
1	Innuit UICH Compant				20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX	
ΙΗ	Input HIGH Current	Input HIGH Current			100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
IIL.	Input LOW Current				-0.6	mA	VIN = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Current		22.5	34	mA	D _n = MR = 4.5 V CP =	V _{CC} = Max		

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		5	4F	7	4F	
		1	TA = +25°	С	T _A = -55	to +125°C	T _A = 0 t	UNITS	
SYMBOL	PARAMETER	\ v	CC = +5.0	V	V _{CC} = 5.	0 V ±10%	VCC = 5.		
			CL = 50 p	F	CL=	C _L = 50 pF		CL = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	Maximum Clock Frequency	100	140		100		100		MHz
tPLH	Propagation Delay	4.0	5.0	6.5	3.5	8.5	4.0	7.5	
tPHL	CP to Ω_n or $\overline{\Omega}_n$	4.0	6.5	8.5	4.0	10.5	4.0	9.5	ns
^t PHL	Propagation Delay MR to Qn	4.5	9.0	11.5	4.5	15	4.5	13	ns
tPLH	Propagation Delay MR to Qn	4.0	6.5	8.0	4.0	10	4.0	9.0	ns

AC OPERATING REQUIREMENTS

			54/74F		5-	4F	7.	4F	
SYMBOL	PARAMETER		T _A = +25° CC = +5.0			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Set up Time, HIGH or LOW D _n to CP	3.0 3.0			3.0 3.0		3.0 3.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	1.0 1.0			1.0 1.0		1.0 1.0		113
t _W (H) t _W (L)	CP Pulse Width, HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns
t _W (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns
t _{rec}	Recovery Time MR to CP	5.0			5.0		5.0		ns



MC54F181 MC74F181

Advance Information


4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION — The MC54F/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC OPERA-TION ON LONG WORDS
- 600 OR 300 MIL WIDE DIP PACKAGES

4-BIT ARITHMETIC LOGIC UNIT

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	V
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
Vон	Output Voltage — High A = B output	54, 74			5.5	٧
lOL	Output Current — Low	54, 74			20	mA


^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document Contains information on a new product. Specifications and information herein
are subject to change without notice.

LOGIC SYMBOLS


ACTIVE-HIGH OPERANDS





LOGIC DIAGRAM

V_{CC} = Pin 24 GND = Pin 12



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMAROL	DARAM	TED		LIMITS		LINUTC	TEST OF	NUDITIONS	
SYMBOL	PARAME	IEK	MIN	TYP	MAX	UNITS	TEST CO	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpi	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpo	ut LOW Voltage	
VIK	Input Clamp Diode V	oltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
ЮН	Output Current — H	IGH			250	μА	V _{OH} = 5.5 V	V _{CC} = MIN, A=B	
	0	2.5	3.4		V	IOH = -1.0 mA			
Vон	VOH Output HIGH Voltage		2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage)		0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
l	Innua IIICII Cumana				20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX	
ήн	Input HIGH Current]	100	μА	V _{IN} = 7.0 V	ACC - INIMX	
		M Input			-0.6	mA			
l _{IL}	Input LOW Current	A and B Inpu	ts		-1.8	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
ЧL	Imput LOW Current	S ₀₋₃ Inputs			-2.4	mA] VIN - 0.5 V	VCC - 1817-05	
				-3.0	mA	1			
los	Output Short Circuit Current (Note 2)	:	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Curre	nt		43	65	mA	V _{CC} = MAX		

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active—LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the $C_{\Pi}+4$ output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). In the Add mode, \overline{P} indicates that \overline{F} is 15 or more, while \overline{G} indicates that \overline{F} is 16 or more. In the Subtract mode, \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is 16 or more. In the Subtract mode, \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is 18 as imple Ripple Carry mode by connecting the Carry output ($C_{\Pi}+4$) signal to the Carry input (C_{Π}) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

AC CHARACTERISTICS

				54/74F			4F	7.	4F	
SYMBOL	PARAMET	ΓER	V	Γ _A = +25°(CC = +5.0 C _L = 50 pF	V	VCC = 5.	to +125°C 0 V ±10% 50 pF	VCC = 5	o +70°C .0 V ±5% 50 pF	UNITS
	PATH	MODE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	C _n to C _{n + 4}		3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	12 11.5	3.0 3.0	9.5 9.0	ns
tPLH tPHL	\overline{A} or \overline{B} to C_{n+4}	Sum	5.0 5.0	10 9.4	13 12	5.0 5.0	18 17	5.0 5.0	14 13	ns
tPLH tPHL	\vec{A} or \vec{B} to C_n+4	Dif	5.0 5.0	10.8 10	14 13	5.0 5.0	19.5 18	5.0 5.0	15 14	ns
tPLH tPHL	C _n to F	Any	3.0 3.0	6.7 6.5	8.5 8.5	3.0 3.0	12 12	3.0 3.0	9.5 9.5	ns
tPLH tPHL	\overline{A} or \overline{B} to \overline{G}	Sum	3.0 3.0	5.7 5.8	7.5 7.5	3.0 3.0	10.5 10.5	3.0 3.0	8.5 8.5	ns
tPLH tPHL	\overline{A} or \overline{B} to \overline{G}	Dif	3.0 3.0	6.5 7.3	8.5 9.5	3.0 3.0	12 13.5	3.0 3.0	9.5 10.5	ns
tPLH tPHL	Ā or B to P	Sum	3.0 3.0	5.0 5.5	7.0 7.5	3.0 3.0	10 10.5	3.0 3.0	8.0 8.5	ns
tPLH tPHL	Ā or B to P	Dif	4.0 4.0	5.8 6.5	7.5 8.5	4.0 4.0	10.5 12	4.0 4.0	8.5 9.5	ns
tPLH tPHL	\overline{A}_i or \overline{B}_i to \overline{F}_i	Sum	3.0 3.0	7.0 7.2	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 10	ns
tPLH tPHL	\overline{A}_i or \overline{B}_i to \overline{F}_i	Dif	3.0 3.0	8.2 5.0	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns
tPLH tPHL	Any Ā or B to Any F	Sum	4.0 4.0	8.0 7.8	10.5 10	4.0 4.0	15.5 14	4.0 4.0	11.5 11	ns
tPLH tPHL	Any Ā or B to Any F	Dif	4.5 4.5	9.4 9.4	12 12	4.5 4.5	17 17	4.5 4.5	13 13	ns
tPLH tPHL	Ā or B to F	Logic	4.0 4.0	6.0 6.0	9.0 10	4.0 4.0	12.5 14	4.0 4.0	10 11	ns
tPLH tPHL	\overline{A} or \overline{B} to $A = B$	Dif	11 7.0	18.5 9.8	27 12.5	11 7.0	35 17.5	11 7.0	29 13.5	ns

FUNCTION TABLE

М	ODE INF	SELI			VE-LOW OPERANDS & Fn OUTPUTS		/E-HIGH OPERANDS & Fn OUTPUTS
S ₃	S ₂	S ₁	So		ARITHMETIC** (M = L) (Cn = L)	LOGIC (M = H)	ARITHMETIC** (M = L) (Cn = H)
L L L	L L L	LLHH	LHLH	Ā ĀB Ā + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A+B ĀB Logic 0	A A + B A + B minus 1
	H H H H	L H H	L H L	A + B B A + B A + B	A plus (A + \overline{B}) AB plus (A + \overline{B}) A minus B minus 1 A + \overline{B}	ĀB B A (+) B AB	A plus AB (A + B) plus AB A minus B minus 1 AB minus 1
1111	L L L	LHH	LHLH	AB A (+) B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	A + B B AB	A plus AB A plus B (A + B) plus AB AB minus 1
IIII	1111	L H H	L H L	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1

^{*}Each bit is shifted to the next more significant position. H = HIGH Voltage Level
**Arithmetic operations expressed in 2s complement notation. L = LOW Voltage Level



Advance Information

CARRY LOOKAHEAD GENERATOR

DESCRIPTION — The MC54F/74F182 is a high-speed carry lookahead generator. It is generally used with the F181, F381 or 29F01 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

- PROVIDES LOOKAHEAD CARRIES ACROSS A GROUP OF FOUR ALUS
- MULTI-LEVEL LOOKAHEAD HIGH-SPEED ARITHMETIC OPERATION OVER LONG WORD LENGTHS

TRUTH TABLE

			IN	IPUT	s					ου	TPUTS	3	
Cn	Ğ₀	₽o	Ğ۱	P۱	Ğ₂	₽ ₂	G ₃	P ₃	C _{n+x}	C _{n+y}	Cn+z	G	P
X L X H	HLX	H X L							FLHH				
X X X X X H	XHHXLX	X X X X L	HHHLXX	H X X L L						LLLHHH			
XXXLXXX	X H H X X L	X X X X X X L	X H H X L X	X	H H H L X X X	H							
	X X X X X X L		X	X X X X X X L	X	X	H H H L X X X	H X X X L L				H H H L L L L	
		H X X L		X X X L		X X H X L		X X H L					H H H H L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


FAST is a trademark of Fairchild Camera and Instrument Corporation.


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F182 MC74F182

CARRY LOOKAHEAD GENERATOR


FAST™ SCHOTTKY TTL





(Plastic)

MOTOROLA SCHOTTKY TTL DEVICES



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
	C 1 . V . I *	54	4.50	5.0	5.50	.,
Vcc	Supply Voltage*	74	4.75	5.0	5.25	\ \
_		54	-55	25	125	0.0
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001		4 D 4 4 4 5 7 5 D			LIMITS			TEOT 00	NOTIONS
SYMBOL) P.	ARAMETER		MIN	TYP	MAX	UNITS	TEST CO	NDITIONS
VIH	Input HIGH V	oltage		2.0			V	Guaranteed Inpu	t HIGH Voltage
VIL	Input LOW V	oltage				0.8	V	Guaranteed Inpu	LOW Voltage
VIK	Input Clamp	Diode Voltage				-1.2	V	IIN = -18 mA	V _{CC} = MIN
		54		2.5	3.4		V	I _{OH} = -1.0 mA	.,
VOH	Output HIGH	Voltage	74	2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN
VOL	Output LOW	Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
1	Innut UICH C			20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX		
lН	Input HIGH C			100	μА	V _{IN} = 7.0 V	V _{CC} = MAX		
		C _n Input				-1.2			
	Input LOW Current	P ₃ Input				-2.4			*
I _{IL}		P ₂ Input G ₃ , P ₀ , P ₁ Inputs G ₀ , G ₂ Inputs				-3.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
1111						-4.8] "'``	VIII = 0.5 V	VCC - IVIAX
	Ì					-8.4			
		G ₁ Input				-9.6	1		
los	Output Short Current (Note			-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
Іссн	Power Supply Current (All Outputs HIGH)				18.4	28	mA	\overline{P}_3 , $\overline{G}_3 = 4.5 \text{ V}$ All Other Inputs = GND	V _{CC} = MAX
ICCL	Power Suppl (All Outputs		23.5	36	mA	GO, G1, G2 = 4.5 V All Other Inputs = GND	V _{CC} = MAX		

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS


			54/74F			4F		4F	1
						T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF			
SYMBOL	PARAMETER								
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	6.6	8.5	3.0	10.5	3.0	9.5	
tPHL	C_n to C_{n+x} , C_{n+y} , C_{n+z}	3.0	6.8	9.0	3.0	11	3.0	10	ns
tPLH	Propagation Delay	2.5	6.2	8.0	2.5	10.7	2.5	9.0	
tPHL	PO, P1 or P2 to Cn + x,	2.0	3.7	5.0	2.0	6.5	2.0	6.0	ns
	C _{n + y} , C _{n + z}								
tPLH	Propagation Delay	2.5	6.5	8.5	2.5	10.5	2.5	9.5	
^t PHL	\overline{G}_0 , \overline{G}_1 or \overline{G}_2 to C_{n+x} ,	2.0	3.9	5.2	2.0	6.5	2.0	6.0	ns
	C _{n + y} , C _{n + z}								
tPLH	Propagation Delay	3.0	7.9	10	3.0	12.5	3.0	11	
tPHL	P ₁ , P ₂ or P ₃ to G	3.0	6.0	8.0	3.0	9.5	3.0	9.0	ns
tPLH	Propagation Delay	3.0	8.3	10.5	3.0	12.5	3.0	11.5	
tPHL	Gn to G	3.0	5.7	7.5	3.0	9.5	3.0	8.5	ns
tPLH	Propagation Delay	3.0	5.7	7.5	. 3.0	11	3.0	8.5	
tPHL	Pn to P	2.5	4.1	5.5	2.5	7.5	2.5	6.5	ns

FUNCTIONAL DESCRIPTION — The F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate $(\vec{P}_0 - \vec{P}_3)$ and Carry Generate $(\vec{G}_0 - \vec{G}_3)$ signals and an active-HIGH Carry input (C_n) and provides anticipated active-HIGH carries $(C_{n+x}, C_{n+y}, C_{n+y})$ across four groups of binary adders. The F182 also has active-LOW Carry Propagate (\vec{P}) and Carry Generate (\vec{G}) outputs which may be used for further levels of lookahead. The logic equations provided at the output are:

$$\begin{array}{ll} C_{n+x} = G_0 + P_0 C_n & \overline{G} = \underline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n & P = \overline{P_3 P_2 P_1 P_0} \\ C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n & \end{array}$$

Also, the F182 can be used with binary ALUs in an active-LOW or active-HIGH input operand mode. The connections (Figure A) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last F181 or F381.

FIGURE A — 32-Bit ALU with Ripple Carry between 16-Bit Lookahead ALUs



*ALUs may be either F181, F381 or 2901A.



Advance Information

UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)

DESCRIPTION — The MC54F/74F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- HIGH-SPEED 110 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE

RC TRUTH TABLE

1	NPUT	OUTPUT	
CE	TC*	СР	RC
ГHХ	НХГ	ххq	ᆂᆂ

Preset (Asyn.)

No Change (Hold)

MODE SELECT TABLE

*TC is generated internally H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

15 5 COUNT UP

STATE DIAGRAM

 $x \mid x \mid x$


н


FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein
are subject to change without notice.

MC54F190 MC74F190


UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)

FAST™ SCHOTTKY TTL





COUNT DOWN ----



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V _{CC} Supply Voltage*	C	54	4.50	5.0	5.50		
	Supply Voltage*	74	4.75	5.0	5.25	\ \	
T _A		54	-55	25	125	°C	
	Operating Ambient Temperature Range	74	0	25	70		
ЮН	Output Current — High	54, 74			-1.0	mA	
lOL	Output Current — Low	54, 74			20	mA	

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FUNCTIONAL DESCRIPTION — The F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{U/D}$ input signal, as indicated in the Mode Select Table. \overline{CE} and $\overline{U/D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the F191 data sheet.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS			_		
SYMBOL	. PARAMETER				MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	٧	I _{IN} = -18 mA	V _{CC} = MIN	
\/	0	54	2.5	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN	
∨он	Output HIGH Voltage	74	2.7	3.4		٧	IOH = -1.0 mA		
VOL	Output LOW Voltage			0.35	0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN	
l	I				20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX	
ΉΗ	Input HIGH Current	rent			100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
ΊL	Input LOW Current Other Inputs CE Input				-0.6				
					-1.8	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Icc	Power Supply Current			38	55	mA	V _{CC} = MAX		

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		5	4F	74	4F	
SYMBOL	PARAMETER	$T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$ $C_1 = 50 pF$			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Count Frequency	80	110		80		80		MHz
^t PLH ^t PHL	Propagation Delay CP to Q _n	3.0 3.0	5.5 6.5	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 11	ns
tPLH tPHL	Propagation Delay CP to TC	8.0 5.0	12.5 9.5	16 13	8.0 5.0	22.5 18	8.0 5.0	17 14	ns
tPLH tPHL	Propagation Delay CP to RC	4.0 3.0	7.0 5.0	9.5 8.0	4.0 3.0	13.5 11	4.0 3.0	10.5 9.0	ns
tPLH tPHL	Propagation Delay CE to RC	3.0 3.0	4.6 4.5	7.0 7.0	3.0 3.0	10 10	3.0 3.0	8.0 8.0	ns
tPLH tPHL	Propagation Delay U/D to RC	7.0 5.0	11 9.0	18 12	7.0 5.0	25.5 17	7.0 5.0	19 13	ns
tPLH tPHL	Propagation Delay U/D to TC	3.0 3.0	6.0 6.5	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns
tPLH tPHL	Propagation Delay P _n to Q _n	3.0 8.0	4.6 13.4	7.0 17	3.0 8.0	10 24	3.0 8.0	8.0 18	ns
tPLH tPHL	Propagation Delay PL to Q _n	3.0 4.0	6.7 7.2	11 15	3.0 4.0	15.5 21	3.0 4.0	12 16	ns

AC OPERATING REQUIREMENTS

			54/74F		5	4F	74	₽F	
SYMBOL	PARAMETER	T _A = +25°C V _{CC} = +5.0 V			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Set up Time, HIGH or LOW Pn to PL	5.0 8.0			5.0 8.0		5.0 8.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to PL	3.0 3.0			3.0 3.0		3.0 3.0		113
t _S (L)	Set up Time LOW CE to CP	10			10		10		ns
th (L)	Hold Time LOW CE to CP	0			0		0		113
t _W (L)	PL Pulse Width, LOW	6.0			6.0		6.0		ns
t _W (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t _{rec}	Recovery Time PL to CP	7.0			7.0		7.0		ns



MC54F191 MC74F191

Advance Information

UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)

DESCRIPTION — The MC54F/74F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- HIGH-SPEED 110 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE

FUNCTIONAL DESCRIPTION — The F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\text{CE}}$ input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{\text{U}}/\text{D}$ input signal, as indicated in the Mode Select Table. $\overline{\text{CE}}$ and $\overline{\text{U}}/\text{D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

MODE SELECT TABLE

MODE	INPUTS					
	СР	Ū/D	ĈĒ	PL		
Count Up	7	L	L	Н		
Count Down		н	L	Н		
Preset (Asyn.)	X	х	X	L		
No Change (Hold	х	X	Н	Н		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

RC TRUTH TABLE


11	NPUT	OUTPUT	
CE	TC*	СР	RC
L	Η	Ч	r
н	X	X	н
Х	L	Х	Н

FAST is a trademark of Fairchild Camera and Instrument Corporation

This document contains information on a new product. Specifications and information herein are subject to change without notice.


UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)

FAST™ SCHOTTKY TTL



V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

(Plastic)

FUNCTIONAL DESCRIPTION (continued)


Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the \overline{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse, as indicated in the \overline{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure B. All clock inputs are driven in parallel and the \overline{RC} outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \overline{RC} output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure C avoids ripple delays and their associated restrictions. The $\overline{\text{CE}}$ input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures A and B doesn't apply, because the TC output of a given stage is not affected by its own $\overline{\text{CE}}$.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
	0 1 1 1 1	54	4.50	5.0	5.50	V
vcc	Supply Voltage*	74	4.75	5.0	5.25	7 v
T .	0	54	-55	25	125	
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FIGURE A — N-Stage Counter Using Ripple Clock




FIGURE B — Synchronous N-Stage Counter Using Ripple Carry/Borrow





FIGURE C — Synchronous N-Stage Counter with Parallel Gated Carry/Borrow



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	BARAMETER			LIMITS		LINUTO	TEGT OF	NOTIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IESI CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage	
VIK	Input Clamp Diode Voltage)			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
	0.44.11101117-1	54	2.5	3.4		٧	I _{OH} = -1.0 mA	V _{CC} = MIN	
Vон	Output HIGH Voltage	74	2.7	3.4		V	IOH = -1.0 mA		
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
1	Innut HIGH Current				20	μΑ	VIN = 2.7 V	V MAY	
ΉΗ	Input HIGH Current				100	μА	V _{IN} = 7.0 V	V _{CC} = MAX	
lIL.	Input LOW Current Other Inputs				-0.6				
	CE Input				-1.8	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Current			38	55	mA	V _{CC} = MAX		

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

			54/74F			4F		4F	UNITS MHz ns ns ns ns
		7	TA = +25°(;		to +125°C		o +70°C O V ±5%	
SYMBOL	PARAMETER	V	CC = +5.0 V		$V_{CC} = 5.0 V \pm 10\%$		V _{CC} = 5.0 V ±5%		UNITS
			CL = 50 pF	:	CL=	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Count Frequency	80	110		80		80		MHz
tPLH	Propagation Delay	3.0	5.5	9.0	3.0	12.5	3.0	10	
tPHL	CP to Qn	3.0	6.5	10	3.0	14	3.0	11	ns
tPLH	Propagation Delay	8.0	12.5	16	8.0	22.5	8.0	17	
tPHL	CP to TC	5.0	9.5	13	5.0	18	5.0	14	ns
tPLH	Propagation Delay	4.0	7.0	9.5	4.0	13.5	4.0	10.5	
tPHL.	CP to RC	3.0	5.0	8.0	3.0	11	3.0	9.0	ns
tPLH	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	
tPHL	CE to RC	3.0	4.5	7.0	3.0	10	3.0	8.0	ns
tPLH	Propagation Delay	7.0	11	18	7.0	25.5	7.0	19	
tPHL.	Ū∕D to RC	5.0	9.0	12	5.0	17	5.0	13	ns
tPLH	Propagation Delay	3.0	6.0	11	3.0	15.5	3.0	12	
tPHL	Ū∕D to TC	3.0	6.5	11	3.0	15.5	3.0	12	ns
tPLH	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	
tPHL	P _n to Q _n	8.0	13.4	17	8.0	24	8.0	18	ns
tPLH	Propagation Delay	3.0	6.7	11	3.0	15.5	3.0	12	
^t PHL	PL to Q _n	4.0	7.2	15	4.0	21	4.0	16	ns

AC OPERATING REQUIREMENTS

			54/74F		5	4F	74F TA = 0 to +70°C VCC = 5.0 V ±5% MIN MAX 5.0 8.0 3.0 3.0 10 0 6.0 6.0		
SYMBOL	PARAMETER		T _A = +25°0 'CC = +5.0			to +125°C 0 V ±10%			UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Set up Time, HIGH or LOW Pn to PL	5.0 8.0			5.0 8.0				ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW	3.0 3.0			3.0 3.0				113
t _S (L)	Set up Time LOW CE to CP	10			10		10		ns
t _h (L)	Hold Time LOW CE to CP	0			0		0		115
t _W (L)	PL Pulse Width, LOW	6.0			6.0		6.0		ns
t _W (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t _{rec}	Recovery Time PL to CP	7.0			7.0		7.0		ns



MC54F194 MC74F194

Advance Information

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

DESCRIPTION — The MC54F/74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The F194 is similar in operation to the S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.

- TYPICAL SHIFT FREQUENCY OF 150 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS

FUNCTIONAL DESCRIPTION — The F194 contains four edgetriggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S0, S1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P0-P3) and Serial data (DSR, DSL) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset ($\overline{\text{MR}}$) overrides all other inputs and forces the outputs LOW.

MODE SELECT TABLE

OPERATING			1	NPUTS	3			OUT	PUT	s
MODE	MR	S ₁	S ₀	DSR	DSL	Pn	Q ₀	Q ₁	Q ₂	Q ₃
Reset	L	Х	Х	Х	Х	Х	L	L	L	L
Hold	Ħ	ì	-	Х	Х	Х	qo	q1	q2	q 3
Shift Left	II	h h		×	ų –	X X	Q1 Q1	q 2 q 2	q 3	L H
Shift Right	H H	1	h h	l h	X	X X	ı ı	q 0 q 0	q1 q1	q 2 q 2
Parallel Load	Н	h	h	Х	Х	pn	p ₀	P1	P2	р3

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition. h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition. $p_{\Omega}(q_{\Omega})$ = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

H = HIGH Voltage Level


L = LOW Voltage Level


X = Immaterial


FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein
are subject to change without notice.

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

FAST™ SCHOTTKY TTL







Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
.,		54	4.50	5.0	5.50	
v_{CC}	Supply Voltage*	74	4.75	5.0	5.25	\ \
_		54	-55	25	5.50 5.25 125 70 -1.0	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

			54/74F		5	4F	7	4F	
			T _A = +25°			to +125°C		to +70°C	
SYMBOL	PARAMETER		CC = +5.0 CL = 50 pl			0 V ±10% 50 pF		.0 V ±5% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Shift Frequency	105	150		90		90		MHz
tPLH	Propagation Delay	3.5	5.2	7.0	3.0	8.5	3.5	8.0	
tPHL	CP to Q _n	3.5	5.5	7.0	3.0	8.5	3.5	8.0	ns
tPHL	Propagation Delay MR to Q _n	4.5	8.6	12	4.5	14.5	4.5	14	ns

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER			LIMITS		LIMITO	TECT O	DAIDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IESI CO	ONDITIONS	
VIН	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage	
Vικ	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MI		
	0	54	2.5	3.4		V	IOH = -1.0 mA		
VOH	Output HIGH Voltage 74		2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
1	Input HIGH Current				20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX	
ЧH					100	μΑ	V _{IN} = 7.0 V		
ηL	Input LOW Current				-0.6	mA	VIN = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lcc	Power Supply Current			33	46	mA	S _n , MR, D _{SR} , D _{SL} = 4.5 V P _n = Gnd, CP =	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC OPERATING REQUIREMENTS

			54/74F		5	4F	7-	4F	
SYMBOL	PARAMETER		Γ _A = +25° 'CC = +5.0			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Set up Time, HIGH or LOW Pn or DSR or DSL to CP	4.0 4.0			4.0 4.0		4.0 4.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn or DSR or DSL to CP	0			1.0 1.0		1.0 1.0		
t _S (H) t _S (L)	Set up Time, HIGH or LOW S _n to CP	8.0 8.0			8.0 8.0		8.0 8.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW S _n to CP	0			0		0		
t _W (H)	CP Pulse Width HIGH	5.0			5.5		5.5		ns
t _W (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns
t _{rec}	Recovery Time MR to CP	7.0			9.0		8.0		ns



Advance Information

8-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- MULTIFUNCTIONAL CAPACITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS

FUNCTIONAL DESCRIPTION — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, SQ, S1, S2. Both assertion and negation outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \cdot (1_0 \cdot \overline{S_0} \cdot \overline{S_1} \cdot \overline{S_2} + 1_1 \cdot S_0 \cdot \overline{S_1} \cdot \overline{S_2} + 1_2 \cdot \overline{S_0} \cdot S_1 \cdot \overline{S_2} + 1_3 \cdot S_0 \cdot S_1 \cdot \overline{S_2} + 1_4 \cdot \overline{S_0} \cdot \overline{S_1} \cdot S_2 + 1_5 \cdot S_0 \cdot \overline{S_1} \cdot S_2 + 1_6 \cdot \overline{S_0} \cdot S_1 \cdot S_2 + 1_7 \cdot S_0 \cdot S_1 \cdot S_2 + 1_7$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by typing the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE

	INP	UTS		OUT	PUTS
ŌĒ	S ₂	Sı	S ₀	Z	Z
Н	Х	Х	Х	Z	Z
L	L	L	L	Īo	10
L	L	L	н	Z 10 11 12	11
L	L	Н	L	Ī ₂	12
L	L	н	н	13 14 15 16	13
L	Н	L	L	Ī4	14
L	Н	L	н	Ī ₅	l ₅
L	н	Н	L	Ī ₆	16
L	н	Н	н	Ī7	17

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance


FAST is a trademark of Fairchild Camera and Instrument Corporation


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F251 MC74F251

8-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL






N Suffix — Case 648-05

(Plastic)

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

GUARA	NIEED OPERATING RANGES					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
	C	54	4.50	5.0	5.50	.,
VCC	Supply Voltage*	74	4.75	5.0	5.25	V
-	O	54	-55	25	125	0.0
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST C	V _{CC} = MIN V _{CC} = MIN V _{CC} = MAX V _{CC} = MAX V _{CC} = MAX
31 NIBOL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1231 C	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
	0	54	2.5	3.4		V	IOH = -1.0 mA	.,
VOH	Output HIGH Voltage 74		2.7	3.4		V	IOH = -1.0 mA	ACC = IMIIM
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN
1	1				20	μА	V _{IN} = 2.7 V	.,
ΊΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	VCC = MAX
IL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
1	D	ON		15	22		I _n , S _n = 4.5 V OE = Gnd	
lcc	Power Supply Current O	OFF		16	24	mA	OE, I _n = 4.5 V	V _{CC} = MAX

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.


			54/74F			4F		4F	
SYMBOL	PARAMETER	V	T _A = +25°(CC = +5.0 CL = 50 pl	V	VCC = 5.0	to +125°C O V ±10% 50 pF	V _{CC} = 5	to +70°C .0 V ±5% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	4.0	5.9	8.0	3.5	9.5	4.0	9.0	ns
tPHL	S _n to Z _n	3.2	5.7	7.5	3.2	9.5	3.2	8.5	
^t PLH	Propagation Delay	4.5	9.6	13	3.5	16.5	4.5	14	ns
^t PHL	S _n to Z _n	5.0	6.9	9.0	3.0	10.5	4.0	10	
tPLH	Propagation Delay	3.0	4.1	5.7	2.5	8.0	3.0	7.0	ns
tPHL	In to Z	2.0	3.0	4.0	2.0	6.0	2.0	5.0	
tPLH	Propagation Delay	5.5	7.2	9.5	3.5	11.5	5.5	10.5	ns
tPHL	In to Z	3.7	5.1	6.5	3.7	7.5	3.7	7.5	
tPZH	Output Enable Time	3.0	5.4	7.0	3.0	9.5	3.0	8.0	ns
tPZL	OE to Z	3.5	6.4	8.5	3.5	10.5	3.5	9.5	
tPHZ	Output Disable Time	3.0	5.0	6.5	3.0	8.5	3.0	7.5	ns
tPLZ	OE to Z	2.0	3.2	4.5	2.0	7.5	2.0	5.5	
tPZH	Output Enable Time	4.0	6.9	9.0	4.0	10	4.0	10	ns
tPZL	OE to Z	3.5	6.0	8.0	3.5	10	3.5	9.0	
tPHZ	Output Disable Time	3.0	4.7	6.0	3.0	7.0	3.0	7.0	ns
tPLZ	OE to Z	2.0	3.5	4.5	2.0	5.5	2.0	5.5	




MC54F253 MC74F253

Advance Information

DESCRIPTION — The MC54F/74F253 is a Dual 4-Input Multiplexer with 3-State Outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable $\overline{\text{OE}}$ inputs, allowing the outputs to interface directly with bus oriented systems.



DUAL 4-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS
FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74		_	-1.0	mA
lOL	Output Current — Low	54, 74	_	_	20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0°C to 70°C temperature range.

FUNCTIONAL DESCRIPTION

The F253 contains two identical 4-Input Multiplexers with 3-State Outputs. They select two bits from four sources selected by common Select Inputs (S_0 , S_1). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which when HIGH, force the outputs to a high impedance (high Z) state.

The F253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{OE}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Z_{b} &= \overline{OE}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SEL INP	ECT UTS		DATA INPUTS				ОИТРИТ
S ₀	S ₁	l ₀	l ₁	l ₂	lз	ŌĒ	Z
Х	Х	Х	Х	Х	Х	Н	(Z)
L	L	L	Х	Х	Х	L	L
L	L	Н	X	X	Х	L	н
Н	L	Х	L	Х	Х	L	L
Н	Ł	Х	Н	Х	Х	L	Н
L	Н	X	X	L	Х	L	L
L	Н	X	Х	н	Х	L	н
Н	Н	X	Х	Х	L	L	L
Н	Н	Х	X	X	H	L	Н

H = HIGH Level

L = LOW Level

X = Immaterial

(Z) = High Impedance (off)

Address inputs So and S1 are common to both sections.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER			LIMITS	3	LINUTC	TECT CO.	UDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1551 COI	NDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage				0.8	٧	Guaranteed Input L	.OW Voltage
VIK	Input Clamp Diode Voltage				-1.2	٧	I _{IN} = -18 mA, V _{CC}	= MIN
	Outrot HIGH Voltage	54	2.5			٧	I _{OL} = -1.0 mA	Man MIN
VOH	Output HIGH Voltage	74	2.7			٧	I _{OL} = -1.0 mA	V _{CC} = MIN
VOL	Output LOW Voltage				0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN
	I				20	μΑ	V _{IN} = 2.7 V, V _{CC}	= MAX
ħН	Input HIGH Current				0.1	mA	VIN = 7.0 V, VCC	= MAX
ΊL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V, V _{CC}	= MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V, V _{CC}	= MAX
	Power Supply Current Total, Output HIGH				16		$\overline{OE}_n = GND, V_{CC}$ $I_0, S_n = 4.5 \text{ V}; I_1-1$	
lcc	Total, Output LOW				23	mA	I_n , S_n , $\overline{OE}_n = GNE$ $V_{CC} = MAX$)
	Total at HIGH-Z				23		$\overline{OE}_n = 4.5 \text{ V, V}_{CC}$ $I_n, S_n = GND$	= MAX


AC CHARACTERISTICS

SYMBOL	PARAMETER	T _A =	74F + 25°C + 5.0 V 50 pF	T _A = -55°C	4F C to +125°C 0 V ±10% 50 pF	$T_A = 0^{\circ}C$ $V_{CC} = 5.0$	4F to +70°C 0 V ±5.0% 50 pF	UNITS	S1 POSITION
		MIN	MAX	MIN	MAX	MIN	MAX	1	l
tPLH tPHL	Propagation Delay S _n to Z _n	5.5 4.5	12.5 11	3.5 2.5	15 12	4.5 3.5	13.5 12	ns	OPEN
tPLH tPHL	Propagation Delay In to Zn	3.0 3.0	7.0 7.0	2.5 2.5	9.0 8.0	3.0 3.0	8.0 8.0	ns	
^t PZH ^t PZL	Output Enable Time	3.0 3.0	9.0 9.5	2.5 2.5	10.5 11	3.0 3.0	10 10.5	ns	CLOSED
tPHZ tPLZ	Output Disable Time	2.0 2.0	5.0 6.0	2.0 2.0	6.5 9.0	2.0 2.0	6.0 7.0	ns	OPEN CLOSED

AC TEST CIRCUIT



PROPAGATION DELAY MEASUREMENTS



NOTES:

- 1. All input waveforms have the following characteristics: Low Level = 0V
 - High Level = 3.0 V Rise and Fall Times (10% to 90%) = 2.5 ns
- 2. All timing is measured at 1.5 V unless otherwise indicated.




Advance Information

QUAD 3-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.

- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS



TRUTH TABLE


ĺ	OUTPUT ENABLE	SELECT INPUT		TA UTS	OUTPUTS
	ŌĒ	S	lo	l ₁	Z
Γ	I	Х	Х	х	(Z)
Į	L	н	х	L	L
١	L	н	X	н	Н
١	L	L	L	Х	L
١	L	L	н	X	н


FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein
are subject to change without notice.

MC54F257 MC74F257

QUAD 3-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL





(Ceramic)

N Suffix — Case 648-05 (Plastic)

MOTOROLA SCHOTTKY TTL DEVICES

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial (Z) = High Impedance

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
\/	C	54	4.50	5.0	5.50	V
vcc	Supply Voltage*	74	4.75	5.0	5.25	7 °
-	0	54	-55	25	125	0.0
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		LINUTC	TECT COL	UDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST COI	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
		54	2.5	3.4		V	I _{OH} = -1.0 mA	
Vон	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN
		74	2.7	3.3		V	IOH = -3.0 mA	
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
IOZH	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX
IOZL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX
					20		V _{IN} = 2.7 V	
lн	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	VCC = MAX
IIL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
ІССН				9.0	15		S, I _{1x} = 4.5 V OE , I _{0x} = Gnd	
ICCL	Power Supply Current			14.5	22	mA	$I_{1x} = 4.5 \text{ V}$ OE , I_{0x} , $S = Gnd$	V _{CC} = MAX
Iccz				15	23		S, I _{Ox} = Gnd OE, I _{1x} = 4.5 V	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the \log_{10} inputs are selected and when Select is HIGH, the 1_{10} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{OE} \cdot \, (I_{1a} \cdot \, S + I_{0a} \cdot \, \overline{S}) \qquad Z_b = \overline{OE} \cdot \, (I_{1b} \cdot \, S + I_{0b} \cdot \, \overline{S}) \\ Z_c &= \overline{OE} \cdot \, (I_{1c} \cdot \, S + I_{0c} \cdot \, \overline{S}) \qquad Z_d = \overline{OE} \cdot \, (I_{1d} \cdot \, S + I_{0d} \cdot \, \overline{S}) \end{split}$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

			54/74F		5	4F	7	4F	
			TA = +25°	2	T _A = -55	$T_A = -55 \text{ to } +125^{\circ}\text{C}$		T _A = 0 to +70°C	
SYMBOL	PARAMETER	1	$C_{\rm C} = +5.0$ $C_{\rm I} = 50 \rm pF$		1 00	0 V ±10% 50 pF		5.0 V ±5% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
					+				
^t PLH ^t PHL	Propagation Delay I _n to Z _n	3.0 2.5	4.5 4.2	6.0 5.5	3.0 2.5	8.0 8.0	3.0 2.5	7.0 6.5	ns
tPLH	Propagation Delay	4.5	10.1	13	4.5	15.5	4.5	15	
tPHL	S to Zn	3.5	6.5	8.5	3.5	10.5	3.5	9.5	ns
tPZH		3.0	5.9	7.5	3.0	9.5	3.0	8.5	
tPZL	Output Enable Time	3.0	5.5	7.5	3.0	10	3.0	8.5	ns
tPZH	0	2.0	4.3	6.0	2.0	7.0	2.0	7.0	
tPZL	Output Disable Time	2.0	4.5	6.0	2.0	9.5	2.0	7.0	ns




Advance Information

QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.

- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS



TRUTH TABLE


OUTPUT ENABLE	SELECT INPUT		TA UTS	OUTPUTS
ŌĒ	S	ю	11	Z
H	Х	х	х	Z
L	н	x	L	н
L	н	x	н	L
L	L	L	Х	н
L	L	Н	х	L

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein
are subject to change without notice.


MC54F258 MC74F258

QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL



CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
		54	4.50	5.0	5.50	V
vcc	Supply Voltage*	74	4.75	5.0	5.25	7 °
_		54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMBOL	DADAMETER			LIMITS		UNITS	TEST CO	NDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CO	NUTTONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Volta		
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
		54	2.5	3.4		V	I _{OH} = -1.0 mA		
Voн	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN	
		74	2.7	3.3		V	I _{OH} = -3.0 mA		
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
lozh	Output OFF Current — HIGH				50	μА	V _{OUT} = 2.4 V	V _{CC} = MAX	
lozL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX	
					20		V _{IN} = 2.7 V		
ļΗ	Input HIGH Current				100	μΑ	VIN = 7.0 V	V _{CC} = MAX	
IIL	Input LOW Current				-0.6	mA	VIN = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Іссн				6.2	9.5		S, I _{1x} = 4.5 V OE, I _{0x} = Gnd		
^I CCL	Power Supply Current			15.1	23	mA	I _{1x} = 4.5 V OE, I _{0x} , S = Gnd	V _{CC} = MAX	
Iccz				11.3	17		S, I _{Ox} = Gnd OE , I _{1x} = 4.5 V	1	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the I_{0X} inputs are selected and when Select is HIGH, the I_{1X} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ \overline{Z}_{c} &= \overline{OE} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ \end{split} \qquad \begin{aligned} \overline{Z}_{b} &= \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ \overline{Z}_{d} &= \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{aligned}$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

			54/74F		54	4F	7-	4F		
		V _{CC} = +5.0 V				to +125°C				
SYMBOL	PARAMETER					0 V ±10%		.0 V ±5%	UNITS	
			CL = 50 pF		CL=	50 pF	C _L = 50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	Propagation Delay	2.5	4.0	5.3	2.0	7.5	2.5	6.0		
tPHL	In to Zn	2.0	3.5	4.7	1.5	6.0	2.0	5.5	ns	
tPLH	Propagation Delay	4.0	6.5	8.5	4.0	12	4.0	9.5		
^t PHL	S to \overline{Z}_n	4.0	7.3	9.5	4.0	11.5	4.0	11	ns	
tPZH	0	3.0	5.9	7.5	3.0	11	3.0	8.5		
tPZL	Output Enable Time	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns	
tPZH	O Disable Time	2.0	4.3	6.0	1.5	7.0	2.0	7.0		
tPZL	Output Disable Time	2.0	4.5	6.0	2.0	9.0	2.0	7.0	ns	



Advance Information

4-BIT BINARY FULL ADDER (With Fast Carry)

DESCRIPTION — MC54F/74F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words (A_O-A₃, B_O-B₃) and a Carry input (C_O). It generates the binary Sum outputs (S_O-S₃) and the Carry output (C₄) from the most significant bit. The 'F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).

FUNCTIONAL DESCRIPTION — The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry C_0 . The binary sum appears on the Sum (S_0 - S_3) and outgoing carry (C_4) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$2^{0} (A_{0} + B_{0} + C_{0}) + 2^{1} (A_{1} + B_{1})$$

 $+ 2^{2} (A_{2} + B_{2}) + 2^{3} (A_{3} + B_{3})$
 $= S_{0} + 2S_{1} + 4S_{2} + 8S_{3} + 16C_{4}$
Where (+) = plus

Interchanging inputs of equal weight does not affect the operation. Thus C_0 , A_0 , B_0 can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure A. Note that if C_0 is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-LOW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure B shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes S3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure C shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C₁₀) signal into the fourth stage (via A₂ and B₂) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure D shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs So, S1 and S2 present a binary number equal to the number of inputs I1 -I5 that are true. Figure E shows one method of implementing a 5-input majority gate. When three or more of the inputs I1 -I5 are true, the output M5 is true.


FAST is a trademark of Fairchild Camera and Instrument Corporation


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F283 MC74F283

4-BIT BINARY FULL ADDER (With Fast Carry)

FAST™ SCHOTTKY TTL





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
· · · ·	Complex Voltage #	54	4.50	5.0	5.50	.,
vcc	Supply Voltage*	74	4.75	5.0	5.25	, v
T.	O	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74	_	_	-1.0	mA
lOL	Output Current — Low	54, 74	_	_	20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FIGURE A — Active-HIGH versus Active-LOW Interpretation

	Co	A ₀	A ₁	A ₂	А3	Bo	Βı	B ₂	Вз	S ₀	S ₁	S ₂	S ₃	C4
Logic Levels	L	L	Н	L	н	н	L	L	н	Н	Н	L	L	Н
Active HIGH Active LOW	0	0	1	0	1	1 0	0	0	1	1	1	0	0	1

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

FIGURE B - 3-Bit Adder




FIGURE C - 2-Bit and 1-Bit Adders




FIGURE D - 5-Input Encoder





FIGURE E - 5-Input Majority Gate



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	242445752			LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage	
VIK	Input Clamp Diode Voltage	9			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
Vall	Output HIGH Voltage		2.5	.5 3.4 V I _{OH} = ~1.0 mA	I _{OH} = -1.0 mA	Voc - MIN			
VOH	Output nigh voitage	74	2.7	3.4		V	I _{OH} = -1.0 mA	ACC = MIM	
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
l	Input HIGH Current				20	μΑ	V _{IN} = 2.7 V	V00 - MAY	
ΉΗ	Imput high current				100	μΑ	V _{IN} = 7.0 V	7 VCC = MAX	
lil.	Input LOW Current				-0.6	mA	VIN = 0.5 V	Vcc = MAX	
-12	A and B Inputs				-1.2	mA	1	100	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Icc	Power Supply Current			36	55	mA	Inputs = 4.5 V	V _{CC} = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

			54/74F		5	4F	7.	4F	
SYMBOL	PARAMETER	\ \ \	T _A = +25°('CC = +5.0 C _L = 50 pl	٧	V _{CC} = 5.	to +125°C 0 V ±10% 50 pF	TA = 0 t VCC = 5 CL =	UNITS	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tPLH	Propagation Delay	3.5	7.0	9.5	3.5	14	3.5	10.5	ns
tPHL	C ₀ to S _n	4.0	7.0	9.5	4.0	14	4.0	10.5	
tPLH	Propagation Delay	4.0	7.0	9.5	4.0	14	4.0	10.5	ns
tPHL	A _n or B _n to S _n	3.5	7.0	9.5	3.5	14	3.5	10.5	
tPLH	Propagation Delay	3.5	5.7	7.5	3.5	10.5	3.5	8.5	ns
tPHL	C ₀ to C ₄	3.0	5.4	7.0	3.0	10	3.0	8.0	
tPLH	Propagation Delay	3.5	5.7	7.5	3.5	10.5	3.5	8.5	ns
tPHL	An or Bn to C4	3.0	5.3	7.0	3.0	10	3.0	8.0	



Advance Information

4-BIT SHIFTER (With 3-State Outputs)

DESCRIPTION — MC54F/74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S0, S1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable (\overline{OE}) inputs as a third Select level. With appropriate interconnections, the F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

FUNCTIONAL DESCRIPTION — The 'F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 7-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs $S_0,\,S_1$. Outputs $O_0\text{-}O_3$ are 3-state, controlled by an active-LOW output enable (\overline{OE}) . When \overline{OE} is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC EQUATIONS

 $\begin{array}{l} 0_0 = \overline{5}_0 \ \overline{5}_1 \ l_0 + S_0 \ \overline{5}_1 \ l_{-1} + \overline{5}_0 \ S_1 \ l_{-2} + S_0 \ S_1 \ l_{-3} \\ 0_1 = \overline{S}_0 \ \overline{S}_1 \ l_1 + S_0 \ \overline{S}_1 \ l_0 + \overline{S}_0 \ S_1 \ l_{-1} + S_0 \ S_1 \ l_{-2} \\ 0_2 = \overline{S}_0 \ \overline{S}_1 \ l_2 + S_0 \ \overline{S}_1 \ l_1 + \overline{S}_0 \ S_1 \ l_0 + S_0 \ S_1 \ l_{-1} \\ 0_3 = \overline{S}_0 \ \overline{S}_1 \ l_3 + S_0 \ \overline{S}_1 \ l_2 + \overline{S}_0 \ S_1 \ l_1 + S_0 \ S_1 \ l_0 \end{array}$


FAST is a trademark of Fairchild Camera and Instrument Corporation.


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F350 MC74F350

4-BIT SHIFTER (With 3-State Outputs)

FAST™ SCHOTTKY TTL






TRUTH TABLE

- 1	NPUTS			OUT	PUTS	
ŌĒ	S ₁	S ₀	O ₀	O ₁	O ₂	Оз
Н	Х	Х	Z	z	z	Z
L	L	L	lo	l ₁	l ₂	l3
L	L	н	I_1	lo	l ₁	12
L	н	L	1_2	1-1	lo	l ₁
L	н	н	I-3	1-2	1-1	lo

- H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance X = Immaterial

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

MILLO OFENATING NANGES					
PARAMETER		MIN	TYP	MAX	UNIT
C	54	4.50	5.0	5.50	V
Supply Voltage*	74	4.75	5.0	5.25	
D	54	-55 25	125	°C	
Operating Ambient Temperature Range	74	0	25	70] "
Output Current — High	54, 74	_		-3.0	mA
Output Current — Low	54, 74			20	mA
	PARAMETER Supply Voltage* Operating Ambient Temperature Range Output Current — High	PARAMETER Supply Voltage* 54 74 74 Operating Ambient Temperature Range 54 74 74 Output Current — High 54, 74	PARAMETER MIN Supply Voltage* 54 4.50 74 4.75 Operating Ambient Temperature Range 54 -55 74 0 Output Current — High 54, 74 —	PARAMETER MIN TYP Supply Voltage* 54 4.50 5.0 74 4.75 5.0 Operating Ambient Temperature Range 54 -55 25 74 0 25 Output Current — High 54, 74 — —	PARAMETER MIN TYP MAX Supply Voltage* 54 4.50 5.0 5.50 74 4.75 5.0 5.25 Operating Ambient Temperature Range 54 -55 25 125 74 0 25 70 Output Current — High 54,74 — -3.0

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVA ADOL	BABAMETER			LIMITS		LINUTC	I _{IN} = -18 mA I _{OH} = -1.0 mA I _{OH} = -3.0 mA I _{OH} = -3.0 mA I _{OL} = 20 mA V _{OUT} = 2.4 V V _{OUT} = 0.5 V	NOTIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	אטוווטאי	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage	-			0.8	V	Guaranteed Input LOW Voltag		
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
		54	2.5	3.4		V	I _{OH} = -1.0 mA		
Voн	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN	
		74	2.7	3.3		V	IOH = -3.0 mA		
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX	
lozL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX	
1	+				20		V _{IN} = 2.7 V	V NAAY	
ΊΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
IIL	Input LOW Current				-1.2	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Іссн	Power Supply Current		22	35		Outputs HIGH			
ICCL				26	41	mA.	Outputs LOW	V _{CC} = Max	
Iccz				26	42		Outputs OFF		


NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

			54/74F		5	4F	7	4F	
		-	TA = +25°0	2	TA = -55	to +125°C	$T_A = 0 \text{ to } +70^{\circ}\text{C}$		
SYMBOL	PARAMETER		CC = +5.0		00	0 V ±10%		.0 V ±5%	UNITS
			CL = 50 pF	:	C _L =	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	4.5	6.0	3.0	7.5	3.0	7.0	
^t PHL	I _n to O _n	2.5	4.0	5.5	2.5	7.0	2.5	6.5	ns
tPLH .	Propagation Delay	4.0	7.8	10	4.0	13	4.0	11	
^t PHL	S _n to O _n	3.0	6.5	8.5	3.0	10	3.0	9.5	ns
tPZH	Out to Frankla Time	2.5	5.0	7.0	2.5	8.5	2.5	8.0	
tPZL.	Output Enable Time	4.0	7.0	9.0	4.0	11	4.0	10	ns
tPHZ	Out of Birchia Time	2.0	3.9	5.5	2.0	7.0	2.0	6.5	
tPLZ	Output Disable Time	2.0	4.0	5.5	2.0	8.5	2.0	6.5	ns


APPLICATIONS

16-Bit Shift-Up 0 to 3 Places, Zero Backfill



- S₁ S₀
- L L NO SHIFT
- L H SHIFT 1 PLACE
- H L SHIFT 2 PLACES
- H H SHIFT 3 PLACES


8-Bit End Around Shift 0 to 7 Places



- S2 S1 S0
- $\begin{smallmatrix} s_2 \, s_1 \, s_0 \\ \text{L} & \text{L} & \text{NO SHIFT} \end{smallmatrix}$
- H L H SHIFT END AROUND 5
- L L H SHIFT END AROUND 1 L H L SHIFT END AROUND 2
- H H L SHIFT END AROUND 6
- L H H SHIFT END AROUND 3
- H H H SHIFT END AROUND 7

- H L L SHIFT END AROUND 4

13-Bit Twos Complement Scaler



S1 S0 SCALE
L L÷8 1/8
L H÷4 1/4
H L÷2 1/2
H HNO CHANGE 1



MC54F352 MC74F352

Advance Information


DUAL 4-INPUT MULTIPLEXER


DESCRIPTION — The MC54F/74F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

- Inverted Version of the 'F153
- Separate Enables for Each Multiplexer
- Input Clamp Diode Limits High Speed Termination Effects

DUAL 4-INPUT MULTIPLEXER

FAST™ SCHOTTKY TTL





(Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
	C 1 1/1 *	54	4.50	5.0	5.50	
VCC	Supply Voltage*	74	4.75	5.0	5.25	\ \ \
т.	0 4	54	-55 25	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74		_	-1.0	mA
lOL	Output Current — Low	54, 74	_	_	20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

 $\textbf{FUNCTIONAL DESCRIPTION} — \textbf{The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S0, S1). The two 4-input multiplexer circuits have individual active-LOW Enables (<math>\overline{\textbf{E}}_{a}$, $\overline{\textbf{E}}_{b}$) which can be used to strobe the outputs independently. When the Enables ($\overline{\textbf{E}}_{a}$, $\overline{\textbf{E}}_{b}$) are HIGH, the corresponding outputs ($\overline{\textbf{Z}}_{a}$, $\overline{\textbf{Z}}_{b}$) are forced HIGH.

The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{E_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 \bullet I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0)} \\ \overline{Z}_b &= \overline{E_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 \bullet I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)} \end{split}$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

ECT		INP	b)	ОИТРИТ		
S ₁	Ē	l ₀	lη	l ₂	l3	Z
Х	н	Х	Х	Х	Х	н
L	L	L	Х	Х	Χ	Н
L	L	н	Х	Х	X	L
L	L	Х	L	Х	X	Н
L	L	х	н	x	X	L
Н	L	Х	Х	L	X	н
Н	L	Х	Х	Н	X	L
Н	L	Х	Х	Х	L	Н
Н	L	Х	Х	Х	н	L
	S1 X L L L H H	S1 E X H L L L L L H H H	S1 E 10 X H X L L L L L X H L X H L X H L X	NPUTS	NPUTS INPUTS (a or or or or or or or or or or or or or	NPUTS NPUTS (a or b)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTC	TECT OF	NOTIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
Vou	Output HIGH Voltage 54		2.5	3.4		V	I _{OH} = -1.0 mA	VCC = MIN
VOH	Output high voitage		2.7	3.4		٧	I _{OH} = -1.0 mA	ACC - MILIA
VOL	Output LOW Voltage			0.35	0.5	٧	IOL = 20 mA	V _{CC} = MIN
1					20		V _{IN} = 2.7 V	V - 144V
lН	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX
ΊL	Input LOW Current				-0.6	mA	VIN = 0.5 V	V _{CC} = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
Іссн	Power Supply Current			9.3	14	mA	V _{IN} = Gnd	V _{CC} = MAX
ICCL				13.3	20	MA	V _{IN} = HIGH	ACC - INIAX

NOTES

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

			54/74F		5-	4F	74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _I = 50 pF		UNITS
SYMBOL	PARAMETER	V	A = +25°(CC = +5.0 C _L = 50 pF	٧	VCC = 5.0	to +125°C 0 V ±10% 50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay S _n to Z _n	4.0 4.0	7.4 7.0	13 13	3.5 3.5	14.5 15	4.0 4.0	14 14	ns
tPLH tPHL	Propagation Delay En to Zn	5.0 4.0	8.7 8.6	14 11	4.5 4.0	17 13	5.0 4.0	15 12	ns
tPLH tPHL	Propagation Delay	2.0 2.0	4.9 3.0	7.0 6.0	2.0 2.0	9.0 7.5	2.0 2.0	8.0 7.0	ns



Advance Information

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

- Inverted Version of 'F253
- Multifunction Capability
- Separate Enables for Each Multiplexer

FUNCTIONAL DESCRIPTION — The 'F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output enable (\overline{OE}_a) , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$\overline{Z}_{a} = \overline{OE}_{a} \bullet (I_{Oa} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0})$$

$$\overline{Z}_{b} = \overline{OE}_{b} \bullet (I_{Ob} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0})$$

$$I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

	LECT PUTS	DATA INPUTS				OUTPUT ENABLE	ОUТРUТ
S ₀	S ₁	lo	l ₁	l ₂	lз	ŌĒ	Z
х	Х	х	Х	х	Х	н	(Z)
L	L	L	Х	Х	Х	L	н
L	L	н	Х	Х	Х	L	L
Н	L	x	L	Х	Х	L	н
н	L	x	н	х	х	L	L
L	н	x	X	L	Х	L	н
L	н	x	X	н	Х	L	L
Н	н	х	Х	Х	L	Ł	н
Н	Н	х	Х	Х	Н	L	L


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (Z) = High Impedance

Address inputs So and S1 are common to both sections.


FAST is a trademark of Fairchild Camera and Instrument Corporation This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F353 MC74F353

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)




CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

••••							
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
	0 1 1 1 1	54	4.50	5.0	5.50	V	
VCC	Supply Voltage*	74	4.75	5.0	5.25	V	
T .	O	54	-55	25	125	00	
TA	Operating Ambient Temperature Range	74	0	25	70	°C	
ЮН	Output Current — High	54, 74			-3.0	mA	
lOL	Output Current — Low	54, 74			20	mA	

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

SYMBOL	PARAMETER	\ v	54/74F TA = +25°C V _{CC} = +5.0 V C _L = 50 pF			54F T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tPLH tPHL	Propagation Delay S _n to Z _n	5.0 4.0	8.8 7.4	14 11	5.0 4.0	16 14	5.0 4.0	15 12	ns
tPLH tPHL	Propagation Delay In to Zn	3.0 2.0	5.6 2.8	7.0 6.0	3.0 2.0	9.0 7.5	3.0 2.0	8.0 7.0	ns
^t PZH ^t PZL	Output Enable Time	3.0 3.0	6.8 7.2	9.0 9.5	3.0 3.0	11 12	3.0 3.0	10 10.5	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	3.7 4.4	5.0 6.0	2.0 2.0	6.5 8.5	2.0 2.0	6.0 7.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST COMPLETIONS		
			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Volta		
VIL	Input LOW Voltage			0.8	V	Guaranteed Input	LOW Voltage		
VIK	Input Clamp Diode Voltage	•			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
		54	2.5	3.4		V	IOH = -1.0 mA		
Vон	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN	
		74	2.7	3.3		V	IOH = -3.0 mA		
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN	
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX	
lozL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX	
1	I				20		V _{IN} = 2.7 V	V	
ΉΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
I _I L	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
ICCH ICCL	Power Supply Current			9.3	14		In, Sn, OEn=Gnd		
ICCL				13.3	20	mA	I_n , $S_n = Gnd$	VCC = Max	
ICCZ				15	23		OE _n = 4.5 V		

NOTES:

^{1.} For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{2.} Not more than one output should be shorted at a time, nor for more than 1 second.

MC54F373 MC74F373


Advance Information

OCTAL TRANSPARENT LATCH (With 3-State Inputs)

DESCRIPTION — The MC54F/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (Le) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing


LOGIC SYMBOL



V_{CC} = Pin 20 GND = Pin 10

OCTAL TRANSPARENT LATCH (With 3-State Inputs)

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
\/	S	54	4.50	5.0	5.50	V	
VCC	Supply Voltage*	74	4.75	5.0	5.25	7 °	
т.	On a series A series Town and the Bonne	54	-55	25	125	°C	
TA	Operating Ambient Temperature Range	74	0	25	70	ا د	
ЮН	Output Current — High	54, 74			-3.0	mA	
lOL	Output Current — Low	54, 74			20	mA	

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL DESCRIPTION — The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_{Π} inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			LIMITO	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Volta		
VIL	Input LOW Voltage			0.8	V	Guaranteed Inpu	t LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	IJN = -18 mA	V _{CC} = MIN	
	Output HIGH Voltage	54	2.5	3.4		V	IOH = -1.0 mA	V _{CC} = MIN	
Vон		54	2.4	3.3		V	IOH = -3.0 mA		
		74	2.7	3.3		V	IOH = -3.0 mA		
VOL	Output LOW Voltage			0.35	0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN	
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX	
IOZL	Output OFF Current — LOW				-50	μА	V _{OUT} = 0.5 V	V _{CC} = MAX	
					20	V _{IN} = 2.7 V		V 444V	
ΙΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
IIL	Input LOW Current				-0.6	mA	VIN = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
lo 07	Power Supply Current			35	EE		OE = 4.5 V		
ICCZ	(All Outputs OFF)			35	55	mA	D _n , LE = Gnd	V _{CC} = MAX	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		5	4F	7	4F	
			T _A = +25°	C	$T_A = -55 \text{ to } +125^{\circ}\text{C}$		T _A = 0 to +70°C		
SYMBOL	PARAMETER	\ \	CC = +5.0	V	V _{CC} = 5.	0 V ±10%	V _{CC} = 5.0 V ±5%		UNITS
			C _L = 50 pl	F	C _L =	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay	3.0 2.0	5.3 3.7	7.0 5.0	3.0 2.0	8.5 6.0	3.0 2.0	8.0 6.0	ns
								13	
^t PLH ^t PHL	Propagation Delay LE to O _n	5.0 3.0	9.0 5.2	11.5 7.0	5.0 3.0	15 8.5	5.0 3.0	8.0	ns
tPZH tPZL	Output Enable Time	2.0 2.0	5.0 5.6	11 7.5	2.0 2.0	13.5 10	2.0 2.0	12 8.5	ns
^t PHZ ^t PLZ	Output Disable Time	2.0 2.0	4.5 3.8	6.5 5.0	2.0 2.0	10 7.0	2.0 2.0	7.5 6.0	ns

AC OPERATING REQUIREMENTS:

			54/74F		5	4F	74	4F	
SYMBOL	PARAMETER		Γ _A = +25° CC = +5.0		$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup Time, HIGH or LOW D _n to LE	2.0 2.0			2.0 2.0		2.0 2.0		
t _h (H) t _h (L)	Hold Time, High or LOW D _n to LE	3.0 3.0			3.0 3.0		3.0 3.0		ns
t _W (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns



Advance Information

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

DESCRIPTION — The MC54F/74F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

FUNCTIONAL DESCRIPTION — the 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{\text{OE}}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

TRUTH TABLE

INP	UTS	OU.	TPUTS
Dn	СР	ŌĒ	On
Н	7	L	н
L	<i>-</i>	L	L
Х	Х	н	Z

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial


Z = High Impedance

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

MC54F374 MC74F374

FAST™ SCHOTTKY TTL





J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
1/	C*	54	4.50	5.0	5.50	V
VCC	Supply Voltage*	74	4.75	5.0	5.25	7 V
_	O A T	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTO	TECT OF	NUDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltag		
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MIN		
		54	2.5	3.4			IOH = -1.0 mA		
Vон	Output HIGH Voltage	54	2.4	3.3		٧	IOH = -3.0 mA	V _{CC} = MIN	
		74	2.7	3.3		V	IOH = -3.0 mA		
VOL	Output LOW Voltage			0.35	0.5	٧	I _{OL} = 20 mA	V _{CC} = MIN	
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX	
lozL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX	
1	In-us UICH Comment				20		V _{IN} = 2.7 V	\/ MAY	
ЛН	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
I _I L	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
	Power Supply Current						D _n = Gnd	Vac	
CCL	(All Outputs OFF)			55	86	mA	OE = 4.5V	VCC = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		5	4F	7	4F	
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		TA = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		UNITS
SYMBOL	PARAMETER								
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100			60		70		MHz
tPLH tPHL	Propagation Delay CP to O _n	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11	4.0 4.0	10 10	ns
tPZH tPZL	Output Enable Time	2.0 2.0	9.0 5.8	11.5 7.5	2.0 2.0	14 10	2.0 2.0	12.5 8.5	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	5.3 4.3	7.0 5.5	2.0 2.0	8.0 7.5	2.0 2.0	8.0 6.5	

AC OPERATING REQUIREMENTS:

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V			T _A = -55	4F to +125°C O V ±10%	74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup Time, HIGH or LOW D _n to CP	2.0 2.0			2.5 2.0		2.0 2.0		
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0			2.0 2.5		2.0 2.0		ns
t _{W(L)}	CP Pulse Width, HIGH or LOW	7.0 6.0			7.0 6.0		7.0 6.0		ns



MC54F381 MC74F381


Advance Information

4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION — The MC54F/74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 'F382 ALU data sheet.


- Low Input Loading Minimizes Drive Requirements
- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Carry Generate and Propagate Outputs for use with Carry Lookahead Generator

LOGIC SYMBOL



4-BIT ARITHMETIC LOGIC UNIT

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
.,	C 1 1/1: *	54	4.50	5.0	5.50	V
VCC	Supply Voltage*	74	4.75	5.0	5.25	1 V
_	O A T	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINUTC	TECT COM	IDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CON	NUTTONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input	HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MIN		
Vall	Output HIGH Voltage	54	2.5	3.4		V	I _{OH} = -1.0 mA	\/ NAINI	
VOH	Output high voltage	74	2.7	3.4		V	I _{OH} = -1.0 mA	VCC = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
1	H Input HIGH Current				20	μΑ	V _{IN} = 2.7 V		
lН					100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX	
	Input LOW Current								
IL	SO - S2 Inputs				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
	Other Inputs				- 2.4	mA	V _{IN} = 0.5 V		
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
Icc	Power Supply Current			59	89	mA	S _O - S ₃ = GND; Other Inputs HIGH	V _{CC} = MAX	

NOTES

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

 $FUNCTIONAL \ DESCRIPTION \ - Signals \ applied to the Select inputs S_0-S_2 \ determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the <math>C_0$ input of the least significant package.

The Carry Generate (\overline{G}) and Carry Propagate (\overline{P}) outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in Figure A. Note that an 'F382 ALU is used for the most significant package. Typical delays for Figure A are given in Figure B.

FUNCTION SELECT TABLE

	SELECT		OPERATION
S ₀	S ₁	S ₂	
L H L	L H H	L L L	Clear B Minus A A Minus B A Plus B
L H L	L H H	H H H	A⊕B A+B AB Preset

H = HIGH Voltage Level

L = LOW Voltage Level

FIGURE A — 16-Bit Lookahead Carry ALU Expansion




FIGURE B — 16-Bit Delay Tabulation

PATH SEGMENT	TOWARD	OUTPUT Cn + 4, OVR
A _i or B _i to P P T T T T T T T T T T T T T T T T T T	7.2 ns 6.2 ns 8.1 ns	7.2 ns 6.2 ns — 8.0 ns
Total Delay	21.5 ns	21.4 ns

AC CHARACTERISTICS

			54/74F		5	4F	7-	4F	
					T _A = -55 to +125°C				
SYMBOL	PARAMETER	\	/ _{CC} = +5.0 C _L = 50 p		V _{CC} = 5.0 V ±10% C _L = 50 pF		V _{CC} = 5.0 V ±5% C _L = 50 pF		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.5	8.1	10.5	2.5	15	2.5	11.5	ns
tPHL	C _n to F _i	2.5	5.7	8.0	2.5	11.5	2.5	9.0	
tPLH	Propagation Delay	4.0	10.4	13.5	4.0	19	4.0	14.5	ns
tPHL	Any A or B to Any F	3.5	8.2	11	3.5	15.5	3.5	12	
tPLH	Propagation Delay	4.5	8.3	11	4.5	15.5	4.5	12	ns
TPHL	S _i to F _i	4.0	8.2	11	4.0	15.5	4.0	12	
tPLH tPHL	Propagation Delay A _i or B _i to G	3.5 4.0	6.4 6.8	9.0 10	3.5 4.0	12.5 14	3.5 4.0	10 11	ns
tPLH	Propagation Delay	4.0	7.2	10.5	4.0	15	4.0	11.5	ns
tPHL	A _i or B _i to P	3.5	6.5	9.5	3.5	13	3.5	10.5	
tPLH	Propagation Delay	4.0	7.8	10.5	4.0	15	4.0	11.5	ns
tPHL	S _i to G or P	4.5	10.2	13.5	4.5	19	4.5	14.5	

TRUTH TABLE

				UTS					OUT	PUTS	3	\neg
FUNCTION	S ₀	S ₁	S ₂	Cn	An	Bn	Fo	F ₁	F ₂	F ₃	G	P
CLEAR	0	0	0	x	X	Х	0	0	0	0	0	0
B MINUS A	1	0	0	0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	1 0 0 1 0 1 1	1 1 0 1 0 1 0	1 1 0 1 0 1 0	1 1 0 1 0 1 0	1 0 1 1 1 0 1	0 0 1 0 0 0
A MINUS B	0	1	0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	1 0 0 1 0 1 1	1 0 1 1 0 0 1 0	1 0 1 1 0 0 1 0	1 0 1 1 0 0 1	1 0 1 1 1 0 1	0 1 0 0 0 1 0
A PLUS B	1	1	0	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	0 1 1 0 1 0 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	1 1 0 1 1 1 0	1 0 0 0 1 0 0
А⊕В	0	0	1	X X X	0 0 1 1	0 1 0 1	0 1 1 0	0 1 1 0	0 1 1 0	0 1 1 0	0 1 1 0	0 1 0 0
A + B	1	0	1	X X X	0 0 1 1	0 1 0 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 0
АВ	0	1	1	X X X	0 0 1 1	0 1 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 1 0 1	0 1 0 0
PRESET	1	1	1	X X X	0 0 1 1	0 1 0 1	1 1 1 1	1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 0

^{1 =} HIGH Voltage Level 0 = LOW Voltage Level X = Immaterial



MC54F521 MC74F521

Advance Information

8-BIT IDENTITY COMPARATOR


DESCRIPTION — The MC54F/74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $\overline{I}_{A} = B$ also serves as an active-LOW enable input.


- Compares Two 8-Bit Words in 6.5 ns Typ
- Expandable to Any Word Length
- 20-Pin Package

LOGIC DIAGRAM A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 TA = B Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

8-BIT IDENTITY COMPARATOR

FAST™ SCHOTTKY TTL





J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
.,	0 1 1/4	54	4.50	5.0	5.50		
VCC	Supply Voltage*	74	4.75	5.0	5.25	1 V	
Тд Ор	0 4	54	-55	25	125		
	Operating Ambient Temperature Range	74	0	25	70	°C	
ЮН	Output Current — High	54, 74			-1.0	mA	
lOL	Output Current — Low	54, 74			20	mA	

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMAROL	PARAMETER			LIMITS		LINUTC	TECT CC	NUDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA V _{CC} = MIN	
		54	2.5	3.4		V	IOH = -1.0mA	
VOH	Output HIGH Voltage	74	2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
l	Input HIGH Current				20	μΑ	V _{IN} = 2.7 V	V _{CC} = MAX
ΊΗ	Input nigh current				100	μΑ	V _{IN} = 7.0 V	ACC - INIAX
I _Ι L	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V CC = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
Іссн	Power Supply Current		24	36		Ī _Δ = B = Gnd	Voc. MAN	
ICCL			15.5	23	mA	IA - B - Glid	VCC = MAX	

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

TRUTH TABLE

	Inputs	Output
T _A = B	A, B	O _A = B
L	A = B*	L
L	A ≠ B	Н
н	A = B*	н
Н	A ≠ B	н

H = HIGH Voltage Level

L = LOW Voltage Level


 $*A_0 = B_0, A_1 = B_1, A_2 = B_2, etc.$

AC CHARACTERISTICS


			54/74F			4F	7.		
SYMBOL	PARAMETER	V	A = +25°(CC = +5.0 CL = 50 pF	V	V _{CC} = 5.	to +125°C O V ±10% 50 pF			UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay A_n or B_n to $\overline{O}_A = B$	3.5 4.0	6.5 6.5	9.5 9.0	3.5 4.0	15 12	3.5 4.0	11 10.5	ns
tPLH tPHL	Propagation Delay $\overline{I}A = B$ to $\overline{O}A = B$	3.0 3.5	4.5 5.0	6.5 7.0	3.0 3.5	8.5 9.0	3.0 3.5	7.5 8.0	ns

APPLICATIONS

Ripple Expansion



Parallel Expansion





MC54F533 MC74F533


Advance Information

OCTAL TRANSPARENT LATCH (With 3-State Outputs)

DESCRIPTION — The MC54F/74F533 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH the bus output is in the high-impedance state. The F533 is the same as the F373, except that the outputs are inverted. For description and logic diagram please see the F373 data sheet.


- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

LOGIC SYMBOL



OCTAL TRANSPARENT LATCH (With 3-State Outputs)

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
\/	C	54	4.50	5.0	5.50	V
VCC	Supply Voltage*	74	4.75	5.0	5.25]
+.	O A Li T	54	-55	25	125	°C
TA	Operating Ambient Temperature Range	74	0	25	70	٠
ЮН	Output Current — High	54, 74			-3.0	mA
IOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	DADAMETER			LIMITS		LINUTC	TECT CO	MOITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
		54	2.5	3.4		V	IOH = -1.0 mA	
Voн	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN
		74	2.7	3.3		V	I _{OH} = -3.0 mA	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX
lOZL	Output OFF Current — LOW				-50	μΑ	V _{OUT} = 0.5 V	V _{CC} = MAX
					20	_	V _{IN} = 2.7 V	.,
ΙΗ	Input HIGH Current				100	μΑ	VIN = 7.0 V	V _{CC} = MAX
ΊL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
ICCZ	Power Supply Current			41	61	mA	OE = 4.5 V D _n , LE = Gnd	V _{CC} = MAX

NOTES

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		54			4F		
SYMBOL	PARAMETER		- A = +25°(CC = +5.0			$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$				
			CL = 50 pF			50 pF	C _L = 50 pF		UNITS	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH tPHL	Propagation Delay D _n to O _n	4.0 3.0	6.9 5.2	9.0 7.0	4.0 3.0	12 9.0	4.0 3.0	10 8.0	ns	
tPLH tPHL	Propagation Delay LE to On	5.0 3.0	8.5 5.6	11 7.0	5.0 3.0	14 9.0	5.0 3.0	13 8.0	ns	
tPZH tPZL	Output Enable Time	2.0 2.0	7.7 5.1	10 6.5	2.0 2.0	12.5 9.0	2.0 2.0	11 7.5	ns	
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.7 4.1	6.0 5.5	2.0 2.0	8.5 7.5	2.0 2.0	7.0 6.5	ns	

AC CHARACTERISTICS

			54/74F		54	4F	74	4F	
SYMBOL	PARAMETER		T _A = +25°0 CC = +5.0			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	Setup Time, HIGH or LOW D _n to LE	2.0 2.0			2.0 2.0		2.0 2.0		ns
	Hold Time, HIGH or LOW D _n to LE	3.0 3.0			3.0 3.0		3.0 3.0		ns
t _W (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns




Advance Information

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

DESCRIPTION — The MC54F/74F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

LOGIC SYMBOL




V_{CC} ≈ Pin 20 GND = Pin 10

MC54F534 MC74F534

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
1/	C	54	4.50	5.0	5.50	V
VCC	Supply Voltage*	74	4.75	5.0	5.25	7 '
Ţ. T	O A	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			20	mA

^{*74}F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION — The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LIMITO	TECT OF	NDITIONS
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	IESI CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
		54	2.5	3.4		V	IOH = -1.0 mA	
Vон	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V _{CC} = MIN
		74	2.7	3.3		V	IOH = -3.0 mA	1
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V _{CC} = MIN
lozh	Output OFF Current — HIGH				50	μΑ	V _{OUT} = 2.4 V	V _{CC} = MAX
lozL	Output OFF Current — LOW				-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
					20		V _{IN} = 2.7 V	
ΉΗ	Input HIGH Current				100	μΑ	V _{IN} = 7.0 V	V _{CC} = MAX
ΊL	Input LOW Current				-0.6	mA	V _{IN} = 0.5 V	V CC = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
Iccz	Power Supply Current (All Outputs OFF)			55	86	mA	D _n = Gnd OE = 4.5 V	V _{CC} = MAX

NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

			54/74F		54	4F	7-	4F	
SYMBOL	PARAMETER	١ ١	T _A = +25° / _{CC} = +5.0 C _I = 50 pl	V	V _{CC} = 5.0	T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100			60		70	MHz	
tPLH tPHL	Propagation Delay CP to On	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11	4.0 4.0	10 10	ns
tPZH tPZL	Output Enable Time	2.0 2.0	9.0 5.8	11.5 7.5	2.0 2.0	14 10	2.0 2.0	12.5 8.5	
^t PHZ ^t PLZ	Output Disable Time	2.0 2.0	5.3 4.3	7.0 5.5	2.0 2.0	8.0 7.5	2.0 2.0	8.0 6.5	ns

AC OPERATING REQUIREMENTS

			54/74F		5	54F		4F	
SYMBOL	PARAMETER	T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) ~t _S (L)	Setup Time, HIGH or LOW D _n to CP	2.0 2.0			2.5 2.0		2.0 2.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0			2.0 2.5		2.0 2.0		1
t _W (H) t _W (L)	CP Pulse Width HIGH or LOW	7.0 6.0			7.0 6.0		7.0 6.0		ns



MC74F2960 (Formerly SN74ALS790)

Product Preview

ERROR DETECTION AND CORRECTION CIRCUIT

DESCRIPTION — The MC74F2960 Error Detection and Correction Unit (EDAC) contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the MC74F2960 will correct any single bit error* and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The MC74F2960 is expandable to operate on 32-bit words (7 check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.


The MC74F2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product will be supplied in a 48-lead DIP package.

- *Double bit errors can also be corrected if at least one of the two errors is a hard error. This requires extra processor cycles.
- PIN AND FUNCTIONALLY COMPATIBLE WITH THE Am2960
- BOOSTS MEMORY RELIABILITY
- EXPANDABLE TO 64-BIT DATA WORDS
- BUILT-IN DIAGNOSTICS PERMITS SOFTWARE SYSTEM CHECK
- SEPARATE BYTE CONTROLS FACILITATE BYTE OPERATIONS
- COMPATIBLE WITH MC68000 AND OTHER PROCESSORS

16-BIT TIMING (WORST CASE)
CHECK BIT GENERATION — 23 ns
SINGLE ERROR DETECTION — 23 ns
SINGLE ERROR CORRECTION — 48 ns


ERROR DETECTION AND CORRECTION CIRCUIT

ADVANCED LOW POWER SCHOTTKY



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	V.
ТА	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current — High			-0.8	mA
lOL	Output Current — Low			8.0	mA



DATA₀₋₁₅

16 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch, DATAO is the least significant bit; DATA15 the most significant.

CB₀₋₆

Seven Check Bit input lines. The check bit lines are used to input check bits for error detection. They are also used to input syndrome bits for error correction in 32 and 64-bit configurations.

LE IN

Latch Enable — Data Input Latch. Controls latching of the input data. When HIGH the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.

GENERATE

Generate Check Bits input. When this input is LOW the EDAC is in the Check Bit Generate Mode. When HIGH the EDAC is in the Detect Mode or Correct Mode.

In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes the EDAC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected — corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.

SC₀₋₆

Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDAC is in Generate Mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3-state outputs.

OE SC

Output Enable — Syndrome/Check Bits. When LOW, the 3-state output lines SC₀₋₆ are enabled. When HIGH, the SC outputs are in the high impedance state.

ERROR

Error Detected output. When the EDAC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be externally implemented.)

MULT ERROR

Multiple Errors Detected output. When the EDAC is in Detect or Correct Mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration, MULT ERROR must be externally implemented.)

CORRECT

Correct input. When HIGH this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDAC will drive data directly from the Data Input Latch to the Data Output Latch without correction.

PIN DEFINITIONS (continued)

LE OUT

Latch Enable — Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDAC is in Generate Mode.

OE BYTE 0, OE BYTE 1

Output Enable — Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.

PASS THRU

Pass Thru input. This line when HIGH forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SCO_6) and the unmodified contents of

the Data Input Latch onto the inputs of the Data Output Latch.

DIAG MODEO-1

Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDAC.

CODE IDO-2

Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDAC is processing. The three allowable data word sizes are 16, 32 and 64-bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID2, ID1, ID0) is also used to instruct the EDAC that the signals CODE ID0–2, DIAG MODE0–1, CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.

LE DIAG

Latch Enable — Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16-bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE IDO-2, DIAG MODEO-1, CORRECT and PASS THRU.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/14001	DA DAA453	PARAMETER		LIMITS		LINUTC	TEGT CONDITIONS
SYMBOL	PARAMEI	EK	MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage
VIK	Input Clamp Diode Vo	ltage			-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
Vон	Output HIGH Voltage		2.7			V	V _{CC} = MIN, I _{OH} = -0.8 mA
VOL	Output LOW Voltage				0.5	V	V _{CC} = MIN, I _{OL} = 8.0 mA
l	Output Off	DATA ₀₋₁₅			70	μΑ	Vac = MAY Va = 2.4 V
lozh	Current-HIGH	SC ₀₋₆			50	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V
lo z	Output Off	DATA ₀₋₁₅			-410	μΑ	V _{CC} = MAX, V _{OUT} = 0.5 V
IOZL	Current-LOW	SC ₀₋₆			-50	μΑ	VCC = MAX, VOUT = 0.5 V
ΊΗ	Input High	DATA ₀₋₁₅			70	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
чн .	Current	OTHERS			50	μΑ	VCC - WAX, VIN - 2.7 V
		ALL			1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V
1	Input Low	DATA ₀₋₁₅			-410	μΑ	V MAY V 0 F V
IIL	Current	OTHERS			-360	μΑ	V _{CC} = MAX, V _{IN} = 0.5 V
los	Short Circuit Current	(1)	-25		-85	mA	V _{CC} = MAX, V _O = 0.0 V
lcc	Power Supply Curren	t			400	mA	V _{CC} = MAX

⁽¹⁾ Not more than one output should be shorted at a time.

FUNCTIONAL DESCRIPTION

The MC74F2960 contains the necessary logic to generate check bits on a 16-bit data field according to a modified Hamming code. This code allows the EDAC to 1) be cascaded, 2) detect all double bit errors, 3) detect RAM failure (all 1 or 0 data).

The EDAC may be configured to work on data words from 8- to 64-bits in length. When cascaded for word lengths in excess of 16 bits, each EDAC must know which bits it is processing. This is done with Code ID inputs as shown in Table I. The Internal Control Mode is described later.

MODE SELECTION

The device control lines are $\overline{\text{GENERATE}}$, CORRECT, PASS THRU, DIAG MODE₀₋₁ and CODE ID₀₋₂. Table II lists the MC74F2960 modes of operation.

PASS THRU MODE

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on the SC outputs. ERROR and MULT ERROR are forced HIGH in this mode.

GENERATE MODE

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the SC outputs.

DETECT MODE

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, <u>ERROR</u> goes LOW. If two or more errors are detected, <u>MULT ERROR</u> goes LOW. Both error indicators are HIGH if there are no errors.

Also available on the SC outputs are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

CORRECT MODE

In this mode, the EDAC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified.

DIAGNOSTIC GENERATE DIAGNOSTIC DETECT DIAGNOSTIC CORRECT

These are special diagnostic modes where check bits loaded into the Diagnostic Latch are substituted for either normal check bit inputs or outputs.

INITIALIZE

The inputs of the Data Output Latch are forced to zeroes. The check bit outputs (SC) are generated to correspond to the all-zero data. ERROR and MULT ERROR are forced HIGH in the initialize Mode.

Initialize Mode is useful after power up when RAM contents are random. The EDAC may be placed in initialize mode and its' outputs written into all memory locations by the processor.

INTERNAL CONTROL MODE

When in the internal control mode, the EDAC takes the CODE $\rm ID_{0-2}$, DIAG $\rm MODE_{0-1}$, $\rm CORRECT$ and PASS THRU control signals from the Internal Diagnostic Latch rather than from the external input lines.

TABLE I. HAMMING CODE AND SLICE IDENTIFICATION

CODE ID ₂	CODE ID ₁	CODE ID ₀	Hamming Code and Slice Selected
0	0	0	Code 16/22
0	0	1	Internal Control Mode
0	1	0	Code 32/39, Bytes 0 and 1
0	1	1	Code 32/39, Bytes 2 and 3
1	0	0	Code 64/72, Bytes 0 and 1
1	0	1	Code 64/72, Bytes 2 and 3
1	1 1	0	Code 64/72, Bytes 4 and 5
1	1	1	Code 64/72, Bytes 6 and 7

TABLE II. INTERNAL CONTROL MODE

	CONTROL INPUTS							
OPERATING MODE	DIAG MODE 1	DIAG MODE 0		GENERATE	CORRECT			
PASS THRU	Х	Х	1	x	×			
GENERATE	X	0	0	0	×			
DETECT	0	X	0	1	0			
CORRECT	0	X	0	1	1			
DIAGNOSTIC GENERATE	0	1	0	0	×			
DIAGNOSTIC DETECT	1	0	0	1	0			
DIAGNOSTIC CORRECT	1	0	0	1	1			
INITIALIZE	1	1	0	X	х			



MC74F2968 MC74F2969 MC74F2970

Product Preview A NEW GENERATION OF MEMORY SUPPORT PRODUCTS

Motorola and Advanced Micro Devices have agreed to cooperate on the development of the next generation of the F2960 Family of Memory Support products. These devices are designed to maximize the speed and minimize the cost of memory systems based on the new generation of high performance 64K and 256K MOS Dynamic RAMs (DRAMs).


The products included in this joint development and alternate sourcing agreement are a Dynamic Memory Controller (DMC), the F2968, and two Memory Timing Controllers (MTC), the F2969 and F2970. These functions are partitioned such that address generation and refresh are provided by the F2968. Memory timing and control is achieved with either the F2969 or F2970. This partitioning allows greater design flexibility and higher system performance than would be possible by combining the DMC and MTC functions on a single chip. All three devices will be fabricated using the high performance, oxide-isolated bipolar technologies with TTL compatible I/O levels.

The Dynamic Memory Controller, F2968, will provide complete address multiplexing, refreshing, and output drive for up to 88 Dynamic Random Access Memories (DRAMs). The F2968 will be packaged in a 48-pin DIP and will interface with 16K, 64K, or 256K DRAMs.

The memory timing controller will be available in two versions. The F2969, a 48-pin version, will provide all control signals for both the F2968 Memory Controller and the F2960 Error Detection and Correction circuit (EDAC). The F2969 Timing Controller will support error logging and also handle memory initialization, refresh timing, and memory cycle arbitration. The general purpose microprocessor interface on the F2969 will facilitate its use with most microprocessors with minimal external logic. The MC68000 AMD/Intel iAPX86, and AMD 2900 bit-slice and 29116 devices are notable examples. System timing for all memory functions is derived from an external delay line to provide maximum performance and flexibility.

For systems not utilizing the F2960 Error Detection and Correction circuit (EDAC), a second version of the timing controller, the F2970, will be available without (EDAC) interface/functions. The F2970 will save on IC cost and board space as it will be packaged in 24-pin, 300-mil wide DIP.

Sample quantities on the F2968, F2969, and the F2970 are expected in the fourth quarter 1983, with production commencing early in 1984. F2960 samples are expected in the third quarter of 1983.





DYNAMIC MEMORY CONTROLLER

The MC74F2968 Dynamic Memory Controller is intended to be used with today's high performance memory systems. It has two 9-bit address latches which allow the chip to be used with 16K, 64K, or 256K dynamic RAMs. A two-bit bank select latch for the two high order address bits is provided to select one each of the four RAS and CAS outputs.

In the refresh mode, two counters cycle through the refresh address. Only the ROW counter is used for refresh without scrubbing, generating up to 512 addresses to refresh a 512-cycle-refresh DRAM. The column counter is used only for refresh with scrubbing. In this mode all RAS outputs are generated with only one CAS output.

- Provides Control for 16K, 64K, or 256K Dynamic RAM Systems
- Outputs Directly Drive Up to 88 DRAMs
- Highest Order Two Address Bits Select One of Four Banks of RAMs
- Separate RAS and CAS Lines for Each Bank of DRAM
- Supports Memory Scrubbing During Refresh
- Supports Nibble Mode Access
- Separate Output Enable for Multi-Channel Access-to-Memory
- Chip Select for Easy Expansion
- 48-Pin Dual In-Line Package





6

DYNAMIC MEMORY TIMING CONTROLLERS

The MC74F2969/2970 Dynamic Memory Timing Controllers are intended to be used with today's high performance memory systems. They have been designed to offer the system designer maximum flexibility and performance. Timing for both circuits is derived from an external delay line.

The F2969 is designed to control the timing for systems incorporating the MC74F2960 Error Detection And

MC74F2969

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize F2960, F2961/2962, and F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Supports Memory Scrubbing During Refresh
- Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- Supports Byte-Writes for Memory Up to 32-Bits Wide
- Supports the Bus Retry Feature of the MC68010


Correction circuit, the MC74F2961/62 EDAC Bus Buffers, and the MC74F2968 Dynamic Memory Controller.

For memory systems not utilizing the F2960 EDAC unit, the F2970 will provide all control signals for the F2968 while reducing IC cost and circuit board area. The F2970 supports functions which are a subset of the F2969. By choosing not to utilize EDAC support functions, the F2970 can be packaged in a 24-pin DIP.

- Initializes Memory
- 48-Pin Dual In-Line Package

MC74F2970

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize the F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- 24-Pin, 300 Mil Wide Dual In-Line Package



7

SCHOTTKY TTL



RAM/PROM Data Sheets



2048-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7621 and MCM7621A, together with various other 76xx series TTL PROMS, have common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"
 Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	lcc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM7621xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	Tj	+175	°C

NOTE.


Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability (While programming, follow the programming specifications.)

MCM7621 MCM7621A

TTL

2048-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7621.A - 512 × 4 THREE-STATE



GUARANTEED OPERATING RANGE (T_A = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	V _{IH}	2.0	_	_	Vdc
Input Low Voltage	VIL	_	_	0.8	Vdc

C OPER	OPERATING CONDITIONS AND CHARACTERISTICS		Thr				
Symbol	Paramete	r	Test Conditions	Min	Тур	Max	Unit
Iн IIL	Address/Enable Input Current	"1"	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
V _{OH} V _{OL}	Output Voltage	"1"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4 —	3.4 0.35	 0.45	Vdc Vdc
OHE OLE	Output Disabled Current	"1" "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0 3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		I _{in} = -18 mA	_		-1 2	Vdc
los	Output Short Circuit	Current	V _{CC} Max, V _{out} = 0 0 V One Output Only for 1.0 s Max	-15	_	-70	mAdo
lcc	Power Supply Currer	nt	V _{CC} Max All Inputs Grounded	_	60	100	mAdo


CAPACITANCE (f = 1 0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	C _{in}	8.0	pF
Output Capacitance	Cout	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

	N		7621	MCM	7621A	1	
		0 to +75°C		0 to +75°C			
Characteristic	Symbol	Тур	Max	Тур	Max	Unit	
Address to Output Access Time	tAA	45	70	45	60	ns	
Chip Enable Access Time	tEA	15	25	15	25	ns	

NOTE: AC limits guaranteed for worst case N² sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V_{IH}) to the CS input. CS input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise V_{CC} to V_{PH} with rise time equal to t_r.
- 5. After a delay equal to or greater than t_d , apply a pulse with amplitude of VOPE and duration of t_D to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- 6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_A.
- Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- 8. Enable the PROM for verification by applying a logic "0" (VII) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 - PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
V _{IH} V _{IL}	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5 0 0.8	V V
V _{PH} V _{PL}	Programming/Verify Voltage to V _{CC}	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t _r t _f	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μ s μ s
td	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	_	1000	μs
DC	Programming Duty Cycle	_	50	90	%
V _{OPE} V _{OPD}	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	_	25	75	°C

- (1) Address and chip select should not be left open for VIH
- (2) Disable condition will be met with output open circuit

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



MCM7621/21A BLOCK DIAGRAM





MCM7641 MCM7641A

4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7641 and MCM7641A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"

 Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	Voн	+7 0	Vdc
Supply Current	¹cc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	lo	100	mAdc
Operating Temperature Range MCM7641xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	T	+175	°C

NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS Exposure to higher than recommended voltages for extended periods of time could affect device reliability (While programming, follow the programming specifications)


TTL

4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7641,A - 512 × 8 THREE-STATE

PIN ASSIGNMENT

MCM7641DC/ADC MCM7641PC/APC



*No Connection

GUARANTEED OPERATING RANGE (T_A = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	_	Vdc
Input Low Voltage	VIL	_		0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Three-State Output

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
ИН ИL	Address/Enable "1" Input Current "0"	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
Voн VoL	Output Voltage "1" "0"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4	3.4 0.35	_ 0.45	Vdc Vdc
OLE	Output Disabled "1" Current "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0.3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage	I _{in} = -18 mA	_	_	-1.2	Vdc
los	Output Short Circuit Current	V _{CC} Max, V _{out} = 0.0 V One Output Only for 1.0 s Max	-15	_	-70	mAdc
lcc	Power Supply Current	V _{CC} Max All Inputs Grounded	_	60	140	mAdc


CAPACITANCE (f = 1.0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	C _{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

			17641	MCM	7641 A	
		0 to 4	-75°C	0 to	+75°C	
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	tAA	45	70	45	60	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N² sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "O" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below

PROGRAMMING PROCEDURE

- 1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM
- 2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. CS input must remain at VIH for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- 3. Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VpH with rise time equal to tr. 5. After a delay equal to or greater than td, apply a pulse with amplitude of VOPE and duration of tp to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- 6. Other bits in the same word may be programmed while the VCC input is raised to VpH by applying output enable pulses. to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of td.
- 7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- 8. Enable the PROM for verification by applying a logic "O" (VIL) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1:0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- 10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 - PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
VIH VIL	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	> >
V _{PH} V _{PL}	Programming/Verify Voltage to V _{CC}	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t _r .	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μS μS
td	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle	_	50	90	%
VOPE VOPD	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	_	25	75	°C

- (1) Address and chip select should not be left open for VIH.
- (2) Disable condition will be met with output open circuit.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



MCM7641/41A BLOCK DIAGRAM





4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7643 and MCM7643A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"
 Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	lcc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM7643xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

NOTE


Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

MCM7643 MCM7643A

TTL

4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7643.A - 1024 × 4 THREE-STATE



GUARANTEED OPERATING RANGE (T_A = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	-	Vdc
Input Low Voltage	VIL	_		0.8	Vdc

C OPER	ATING CONDITION	NS AND	CHARACTERISTICS	The	ree-State Ou	tput	
Symbol	Paramete	r	Test Conditions	Min	Тур	Max	Unit
liti lit	Address/Enable Input Current	"1" "0"	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
V _{OL}	Output Voltage	"1" "0"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4	3.4 0.35	 0.45	Vdc Vdc
IOHE IOLE	Output Disabled Current	"1" "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0.3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
V _{IK}	Input Clamp Voltage		I _{in} = -18 mA	_	_	-1.2	Vdc
los	Output Short Circuit	Current	V _{CC} Max, V _{out} = 0.0 V One Output Only for 1.0 s Max	-15	_	-70	mAdo
¹ cc	Power Supply Currer	nt	V _{CC} Max All Inputs Grounded	-	100	140	mAdo


CAPACITANCE (f = 1.0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM	7643	MCM7	7643A	
		0 to +	-75°C	0 to +	75 °C	
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	t _{AA}	50	70	40	50	ns
Chip Enable Access Time	tEA	25	30	25	30	ns

NOTE: AC limits guaranteed for worst case N² sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V_{IH}) to the CS input. CS input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
- Raise V_{CC} to V_{PH} with rise time equal to t_r.
- 5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_D to the output selected

- for programming. Note that the PROM is supplied with 'fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_r.
- 7. Lower VCC to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "0" (V_{IL}) to the CS input.
- If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- programming speed.


 10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
VIH VIL	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V
V _{PH} V _{PL}	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	v v
ICCP	Programming Voltage Current Limit with VPH Applied	600	600	650	mA'
t _r	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle		50	90	%
VOPE VOPD	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

- (1) Address and chip select should not be left open for VIH.
- (2) Disable condition will be met with output open circuit.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



A8 0-(17)A7 O-6 A6 0 4096-Bit Column 1 of 64 64 Memory Array Address Column (2) (64×64) Buffers Decode A5 O A4 O (4) A3 O-64 64 Transmission Gates 16 (15)1 of 16 1 of 16 1 of 16 1 of 16 A9 O Decode Decode Decode Decode 4

Output Buffers

(12) 03

(13) 02

(14) 01

1 of 16

Row

Decode

V_{CC} = Pin 18 Gnd = Pin 9

Row

Address

Buffers

Chip Select Buffer

A2 0

(6) A1 O— (5) A0 O—

CS1 O

(10) CS2 O MCM7643/43A BLOCK DIAGRAM



MCM7681 MCM7681A

8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7681 and MCM7681A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. In addition, the MCM7681 is a pin compatible replacement for the 512×8 with Pin 22 connected as A9 on the 1024×8 .

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"
 Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

ADSOLUTE MAXIMUM NATINGS	(See Note)		
Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+70	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	Voн	+7 0	Vdc
Supply Current	¹ cc	650	m Adc
Input Current	I _{in}	-20	m Adc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM7681xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS Exposure to higher than recommended voltages for extended periods of time could affect device reliability (While programming, follow the programming specifications)


TTL

8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7681.A - 1024 × 8 THREE-STATE

PIN ASSIGNMENT

MCM7681DC/ADC MCM7681PC/APC



7

GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0		_	Vdc
Input Low Voltage	VIL	_	-	0.8	Vdc

DC OPER	C OPERATING CONDITIONS AND CHARACTERISTICS		The				
Symbol	Paramete	r	Test Conditions	Min	Тур	Max	Unit
կн կլ	Address/Enable Input Current	1 0	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	=	 -0.1	40 -0.25	μAdc mAdc
V _{OH} V _{OL}	Output Voltage	"1" "0"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4	3.4 0.35	— 0.45	Vdc Vdc
OHE	Output Disabled Current	"1" "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0.3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		I _{in} = -18 mA	_	_	-1.2	Vdc
los	Output Short Circuit	Current	V _{CC} Max, V _{out} = 0.0 V One Output Only for 1.0 s Max	-15	_	-70	mAdc
lcc	Power Supply Curre	nt	V _{CC} Max All Inputs Grounded	_	110	150	mAdc


CAPACITANCE (f = 1.0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	C _{in}	8.0	pF
Output Capacitance	C _{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM	7681	MCM	7681A		
Characteristic		0 to +75°C		0 to +75°C		ł	
	Symbol	Тур	Max	Тур	Max	Unit	
Address to Output Access Time	tAA	_	70	_	50	ns	
Chip Enable Access Time	tEA	30	40	30	40	ns	

NOTE: AC limits guaranteed for worst case N² sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V_{IH}) to the CS input. CS input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VpH with rise time equal to tr.
- 5. After a delay equal to or greater than t_d , apply a pulse with amplitude of VOPE and duration of t_p to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_H.
- Lower VCC to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "0" (V_{|L}) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.


TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IH} V _{IL}	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V _{PH} V _{PL}	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t _r t _f	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μs
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle		50	90	%
V _{OPE} V _{OPD}	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

- (1) Address and chip select should not be left open for VIH.
- (2) Disable condition will be met with output open circuit.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS







8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7685 and MCM7685A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable PROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM7685 is a pin compatible replacement for the 1024×4 organization with Pin 8 connected as A10 on the 2048×4 .

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"
 Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	1 _{CC}	650	mAdc
Input Current	l _{in}	-20	mAdc
Output Sink Current	Io	100	mAdc
Operating Temperature Range MCM7685xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS Exposure to higher than recommended voltages for extended periods of time could affect device reliability (While programming, follow the programming specifications)

MCM7685 MCM7685A


TTL

8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7685,A - 2048 × 4 THREE-STATE

PIN ASSIGNMENT

MCM7685DC/ADC MCM7685PC/APC



GUARANTEED OPERATING RANGE (T_A = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0		_	Vdc
Input Low Voltage	VIL	_	_	0.8	Vdc

OC OPER	ATING CONDITION	IS AND	CHARACTERISTICS	Thr	7		
Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
I)Н IIL	Address/Enable Input Current	"1" "0"	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
VOH VOL	Output Voltage	"1" "0"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4	3.4 0.35	— 0.45	Vdc Vdc
IOHE IOLE	Output Disabled Current	"1" "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0.3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		l _{in} = -18 mA	_	_	-1.2	Vdc
los	Output Short Circuit	Current	V _{CC} Max, V _{Out} = 0.0 V One Output Only for 1.0 s Max	-15	_	-70	mAdc
Icc	Power Supply Curren	t	V _{CC} Max All Inputs Grounded	_	80	150	mAdc


CAPACITANCE (f = 1.0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM7685 0 to +75°C		MCM7685A 0 to +75°C		
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	tAA	45	70	40	55	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N² sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM
- Disable the chip by applying input high (V_{IH}) to the CS input. CS input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VpH with rise time equal to tr.
- After a delay equal to or greater than t_d, apply a pulse with amplitude of VOPE and duration of t_D to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d.
- Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "0" (V_{IL}) to the CS input.
- If any bit does not verify as programmed, repeat Steps 2
 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms
 may be considered programming rejects. Multiple pulse of
 durations shorter than 1.0 ms may be used to enhance
 programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 - PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
VIH VIL	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V _{PH} V _{PL}	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VPH Applied	600	600	650	mA
t _r t _f	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
t _d .	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	l –	1000	μs
DC	Programming Duty Cycle	_	50	90	%
V _{OPE} V _{OPD}	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

⁽¹⁾ Address and chip select should not be left open for VIH.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



⁽²⁾ Disable condition will be met with output open circuit.

MCM7685/85A BLOCK DIAGRAM A9 O-(16) A8 O-(17) A7 0-8192-Bit Column 1 of 64 64 Memory Array (64 × 128) Address Column (1) Buffers Decode A6 0-A5 O-(3) 128 A10 (8) 128 Transmission Gates 32 (7) A2 O 1 of 32 1 of 32 1 of 32 Decode Decode Decode Decode Row A1 (6) 1 of 32 Address Row Buffers Decode A0 O (4) A3 O-Output Buffers (10) Chip cs o-Select Buffer V_{CC} = Pın 18 Gnd = Pin 9 (11) 04 (12) 03 (13) 02 (14) 01



MCM76161 MCM76161A

16384-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM76161 and MC76161A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM76161 is a pin compatible replacement for the 1024 \times 8 with Pin 21 connected as A10 on the 2048 \times 8.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
 Low Input Current 250 μA Logic "0", 40 μA Logic "1"
 Full Output Drive 16 mA Sink, 2 0 mA Source
- Fast Access Time Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

nuaru FAC

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7 0	Vdc
Input Voltage	V _{In}	+5 5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	lcc	650	mAdc
Input Current	l _{in}	-20	mAdc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM76161xxx	TA	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

Note

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)


TTL

16384-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM76161,A - 2048 × 8 THREE-STATE

PIN ASSIGNMENT

MCM76161DC/ADC MCM76161PC/APC



GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	_	Vdc
Input Low Voltage	VIL	_	_	0.8	Vdc

OC OPERATING CONDITIONS AND CHARACTERISTICS				Thi			
Symbol	Paramete	r	Test Conditions	Min	Тур	Max	Unit
իн իլ	Address/Enable Input Current	"1" "0"	V _{IH} = V _{CC} Max V _{IL} = 0.45 V	_	 -0.1	40 -0.25	μAdc mAdc
V _{OL}	Output Voltage	"1" "0"	I _{OH} = -2.0 mA, V _{CC} Min I _{OL} = +16 mA, V _{CC} Min	2.4	3.4 0.35	 0.45	Vdc Vdc
OLE	Output Disabled Current	"1" "0"	V _{OH} = +5.25 V, V _{CC} Max V _{OL} = +0.3 V, V _{CC} Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		I _{in} = -18 mA	_		-1.2	Vdc
los	Output Short Circuit	Current	V _{CC} Max, V _{out} = 0.0 V One Output Only for 1.0 s Max	-15	_	-70	mAdc
lcc	Power Supply Currer	ower Supply Current V _{CC} Max All Inputs Grounded		_	130	180	mAdc


CAPACITANCE (f = 1.0 MHz, T_A = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	C _{in}	8.0	pF
Output Capacitance	Cout	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

	į	MCM76161 0 to +75°C		MCM76161A 0 to +75°C		
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	t _{AA}	45	70	35	60	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.





*Includes Scope and Test

7

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V_{IH}) to the CS input. CS input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VPH with rise time equal to tr.
- After a delay equal to or greater than t_d, apply a pulse with amplitude of VOPE and duration of t_p to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_A.
- Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "0" (V_{IL}) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 - PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
V _{IH} V _{IL}	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V _{PH} V _{PL}	Programming/Verify Voltage to V _{CC}	11.75 4.5	12.0 4.5	12.25 5.5	V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t _r t _f	Voltäge Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
t _d	Programming Delay	10	10	100	μs
tp	Programming Pulse Width	100		1000	μS
DC	Programming Duty Cycle		50	90	%
V _{OPE} V _{OPD}	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	_	25	75	°C

- (1) Address and chip select should not be left open for VIH.
- (2) Disable condition will be met with output open circuit.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



MCM76161/161A BLOCK DIAGRAM



1024-BIT RANDOM ACCESS MEMORY

The MCM93415 is a 1024-bit Read/Write RAM organized 1024 words by 1 bit.

The MCM93415 is designed for buffer control storage and high performance main memory applications, and has a typical access time of $35\,\mathrm{ns}$.


The MCM93415 has full decoding on-chip, separate data input and data output lines, and an active low chip select. The device is fully compatible with standard DTL and TTL logic families and features an uncommitted collector output for ease of memory expansion.

- Uncommitted Collector Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed —

Access Time – 35 ns Typical Chip Select – 15 ns Typical


- Power Dissipation Decreases with Increasing Temperature
- Power Dissipation 0.5 mW/Bit Typical
- Organized 1024 Words X 1 Bit

BLOCK DIAGRAM



MCM93415

TTL 1024 X 1 BIT RANDOM ACCESS MEMORY



The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select $(\overline{\text{CS}})$ from the address without affecting system performance.

The read and write operations are controlled by the state of the active low Write Enable (\overline{WE} , Pin 14). With \overline{WE} held low and the chip selected, the data to $_{1n}$ is written into the addressed location. To read, \overline{WE} is held high and the chip selected. Data in the specified location is presented at D_{OU} and is non-inverted.

Uncommitted collector outputs are provided to allow wired-OR applications. In any application an external pull-up resistor of RL value must be used to provide a high at the output when it is off. Any RL value within the range specified below may be used.

$$\frac{\mathsf{V}_{\mathsf{CC}}(\mathsf{Min})}{\mathsf{I}_{\mathsf{OL}} - \mathsf{FO}(1.6)} \leqslant \mathsf{R}_{\mathsf{L}} \leqslant \frac{\mathsf{V}_{\mathsf{CC}}(\mathsf{Min}) - \mathsf{V}_{\mathsf{OH}}}{\mathsf{n}(\mathsf{I}_{\mathsf{CEX}}) + \mathsf{FO}(0.04)}$$

 R_L is in $k\Omega$

n = number of wired-OR outputs tied together FO = number of TTL Unit Loads (UL) driven

ICEX = Memory Output Leakage Current

VOH ≈ Required Output High Level at Output Node

IOI = Output Low Current

The minimum R $_L$ value is limited by output current sinking ability. The maximum R $_L$ value is determined by the output and input leakage current which must be supplied to hold the output at $V_{OH}.$ One Unit Load = 40 μA High/1.6 mA Low.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature Ceramic Package (D and F Suffix) Plastic Package (P Suffix)	-55°C to +165°C -55°C to +125°C
Operating Junction Temperature, TJ	
Ceramic Package (D and F Suffix)	< 165°C
Plastic Package (P Suffix)	<125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

TRUTH TABLE

	Inputs		Output	
cs	WE	D _{in}	Open Collector	Mode
Н	X	×	Н	Not Selected
L	L	L	Н	Write "0"
L	L	н	н	Write "1"
L	Н	X	D _{out}	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)

NOTE 1 Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

GUARANTEED OPERATING RANGES (Note 2)

	Suppl	y Voltage	(V _{CC})	
Part Number	Min	Nom	Max	Ambient Temperature (TA)
MCM93415DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
MCM93415FM, DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

		Lin	nits		
Symbol	Characteristic	Min	Max	Unit	Conditions
VOL	Output Low Voltage		0.45	Vdc	V _{CC} = Min, I _{OL} = 16 mA
VIH	Input High Voltage	2.1		Vdc	Guaranteed Input High Voltage for All Inputs
VIL	Input Low Voltage		8.0	Vdc	Guaranteed Input Low Voltage for All Inputs
IIL	Input Low Current		-400	μAdc	$V_{CC} = Max$, $V_{in} = 0.4 V$
ΊΗ	Input High Current		40	μAdc	V _{CC} = Max, V _{In} = 4.5 V
			1.0	mAdc	$V_{CC} = Max, V_{in} = 5.25 V$
ICEX	Output Leakage Current		100	μAdc	$V_{CC} = Max$, $V_{out} = 4.5 V$
V _{CD}	Input Diode Clamp Voltage		-1.5	Vdc	V _{CC} = Max, I _{in} = -10 mA
¹cc	Power Supply Current		130	mAdc	T _A = Max
			155	mAdc	$T_A = 0^{\circ}C$ VCC = Max, All Inputs Grounded
			170	mAdc	TA = Min

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted)

AC TEST LOAD AND WAVEFORM


Input Pulses **Loading Condition** Vсс All Input Pulses -- 90% 300 Ω _ 10% Dout 10 ns MCM93415 -10% 600 Ω ≶ 30 pF Capacitance - 90% (Including Scope and Jig)

		MCM93	115DC,PC	MCM934	15DM, FM		
Symbol	Characteristic (Notes 2, 3)	Min	Max	Min	Max	Unit	Conditions
READ MODE	DELAY TIMES					ns	
t _{ACS}	Chip Select Time	1	35		45		See Test Circuit
^t RCS	Chip Select Recovery Time	1	35		50		and Waveforms
t _{AA}	Address Access Time		45		60		
WRITE MODE	DELAY TIMES					ns	
t _{WS}	Write Disable Time	ŧ.	35		45		See Test Circuit
twn	Write Recovery Time	}	40		50		and Waveforms
	INPUT TIMING REQUIREMENTS					ns	
t _W	Write Pulse Width (to guarantee write)	30	ĺ	40			See Test Circuit
twsp	Data Setup Time Prior to Write	5		5			and Waveforms
tWHD	Data Hold Time After Write	5		5			
twsA	Address Setup Time (at t _W = Min)	10		15			
AHW	Address Hold Time	10	Ì	10			
twscs	Chip Select Setup Time	5		5			
twHCS	Chip Select Hold Time	5		5			

NOTE 2 DC and AC specifications limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.


NOTE 3. The AC limits are guaranteed to be the worst case bit in the memory

READ OPERATION TIMING DIAGRAM



MOTOROLA SCHOTTKY TTL DEVICES

WRITE CYCLE TIMING



(All Time Measurements Referenced to 1.5 V)

	θ JA (Junction	to Ambient)	
Package	Blown Still		θ JC (Junction to Case)
D Suffix	50°C/W	85°C/W	15°C/W
F Suffix	55 ⁰ C/W	90°C/W	15 ⁰ C/W
P Suffix	65°C/W	100°C/W	25°C/W




1024-BIT RANDOM ACCESS MEMORY

The MCM93422/MCM93L422 are 1024-bit Read/Write RAMs, organized 256 words by 4 bits, designed for high performance main memory and control storage applications.

They have full decoding on-chip, separate data input and data output lines, an active low-output enable, write enable, and two chip selects, one active high, one active low. These memories are fully compatible with standard TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.


- Three-State Outputs
- TTL Inputs and Outputs
- Non-Inverting Data Outputs
- High Speed —
 Access Time 30 ns Typical
 Chip Select 15 ns Typical
- Power Dissipation 0.26 mW/Bit Typical
- Standard 22-Pin, 400 Mil Wide Package
- Power Dissipation Decreases with Increasing Temperature
- Organized 256 Words × 4 Bits
- Two Chip Select Lines for Memory Expansion



MCM93422 MCM93L422

TTL 256 × 4-BIT RANDOM ACCESS MEMORY

MCM93422 — THREE-STATE MCM93L422 — THREE-STATE



FUNCTIONAL DESCRIPTION

The MCM93422/MCM93L422 are fully decoded 1024-bit random access memories organized 256 words by 4 bits. Word selections are achieved by means of an 8-bit address, A0-A7.

The Chip Select ($\overline{CS1}$ and CS2) inputs provide for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable (\overline{WE} , Pin 20). With \overline{WE} and $\overline{CS1}$ held low and the CS2 held high, the data at Dn is written into the addressed location. To read, \overline{WE} and CS2 are held high and $\overline{CS1}$ is held low. Data in the specified location is presented at the output (O1–O4) and is non-inverted.

The three-state outputs of the MCM93422/MCM93L422 provide drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus-organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in a high-impedance state.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature Ceramic Package (D Suffix) Plastic Package (P Suffix)	-65°C to +150°C -55°C to +125°C
Operating Junction Temperature, TJ Ceramic Package (D Suffix) Plastic Package (P Suffix)	<165°C <125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

NOTE 1 Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded

GUARANTEED OPERATING RANGES

Part Number	Suppl	y Voltage	(VCC)	Ambient Temperature (TA		
r art reditiber	Min	Nom	Max	Ambient Temperature (TA)		
MCM93422DC, PC MCM93L422DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range)

C b	01	Observation in the		nits		1	0	
Symbol	Charac	Characteristic			Units	Conditions		
VOL	Output Low Voltage		T -	0.45	Vdc	V _{CC} = Min	, I _{OL} = 8.0 mA	
VIH	Input High Voltage		2.1	_	Vdc	Guarantee	d Input High Voltage for all Inputs	
VIL	Input Low Voltage		T -	0.8	Vdc	Guarantee	d Input Low Voltage for all Inputs	
I _I L	Input Low Current		_	-300	μAdc	V _{CC} = Max	c, V _{in} = 0.4 V	
ΉΗ	Input High Current	_	40 1.0	μAdc mAdc	V _{CC} = Max, V _{in} = 4.5 V V _{CC} = Max, V _{in} = 5.25 V			
l _{off}	Output Current (High Z)			50 -50	μAdc	V _{CC} = Max, V _{out} = 2.4 V V _{CC} = Max, V _{out} = 0.5 V		
los	Output Current Short C	ircuit to Ground	T -	-70	mAdc	V _{CC} = Max (Note 2)		
Vон	Output High Voltage		2.4	-	Vdc	V _{CC} = Min, I _{OH} = -5.2 mA		
VIK	Input Diode Clamp Volta	ige	_	-1.5	Vdc	V _{CC} = Max	c, I _{in} = -10 mA	
		MCM93422	_	130	mAdc	T _A ≈ Max		
	Bower Supply Current	101010133422	_	155	mAdc	T _A ≈ Min	V _{CC} = Max,	
lcc ,	Power Supply Current	MCM93L422		75	mAdc	T _A = Max	All inputs Grounded	
1		IVICIVI33L422		80	mAdc	T _A = Min	1	

TRUTH TABLE

		Inputs			Output	
OĒ	CS1	CS2	WE	D1-D4	01-04	Mode
X	Н	Х	Х	X	High Z	Not Selected
X	Х	L	X	x	High Z	Not Selected
X	L	н	L	L	High Z	Write "0"
X	L	н	L	н	High Z	Write "1"
н	Х	х	Х	X	High Z	Output Disabled
L	L	Τ	н	Х	01-04	Read

H = High Voltage Level

L = Low Voltage Level


X = Don't Care (High or Low)


AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range)
AC TEST LOAD AND WAVEFORMS

Loading Conditions

Input Pulses






Symbol	Characteristic (Notes 2, 3, 4, 5)	MCM934	22DC,PC	MCM93L4	22DC,PC	Units	Conditions
o y i i boi	Characteristic (Notes 2, 3, 4, 3)	Min	Max	Min	Max	Onnes	Conditions
READ MODE	DELAY TIMES					ns	
tACS	Chip Select Time	_	30	-	35		See Test Circuit
tZRCS	Chip Select to High Z	_	30	_	35		and Waveforms
tAOS	Output Enable Time	_	30	-	35		
TZROS	Output Enable to High Z	-	30	-	35		
^t AA	Address Access Time	-	45	_	60		
WRITE MODE	DELAY TIMES					ns	See Test Circuit
tzws	Write Disable to High Z	-	35	l –	40		and Waveform
tWR	Write Recovery Time		40	_	45		ł
	INPUT TIMING REQUIREMENTS					ns	
tw	Write Pulse Width (to guarantee write)	30	_	45	-		See Test Circuit
tWSD	Date Setup Time Prior to Write	5.0	_	5.0	- 1		and Waveforms
tWHD	Data Hold Time After Write	50	_	5.0	1 – 1		
tWSA	Address Setup Time (at tw = Min)	10	-	10	. – 1		
tWHA	Address Hold Time	5.0	_	5.0	- 1		
twscs	Chip Select Setup Time	50	_	5.0	1 – 1		
tWHCS	Chip Select Hold Time	50	_	50	1 – 1		


- NOTE 2 Output short circuit conditions must not exceed 1 second duration
 - 3: The maximum address access time is guaranteed to be the worst-case bit in the memory
 - Load A used to measure transitions between logic levels and from High Z state to logic Low state.
 Load B used to measure transitions between High Z state to logic High state.
 Load C used to measure transitions from either logic High or Low state to High Z state
 - 5 All time measurements are referenced to +1 5 Vdc except transitions into the High Z state where outputs are referenced to a delta of 0.5 Vdc from the logic level using Load C.

READ OPERATION TIMING DIAGRAM


(All Time Measurements Referenced to 1.5 V)




Propagation Delay from Output Enable




WRITE CYCLE TIMING




WRITE ENABLE TO HIGH Z DELAY






Propagation Delay from Chip Select to High Z

Propagation Delay from Output Enable to High Z





(All t_{ZXXX} parameters are measured at a delta of 0 5 V from the logic level and using Load C)

Package	θ _{JA} (Junctio	n to Ambient)	θ.ιc (Junction to Case)		
	Blown* Still		- 30 (
D Suffix	50°C/W	85°C/W	15°C/W		
P Suffix	50°C/W	85°C/W	15°C/W		

^{*500} linear ft. per minute blown air



1024-BIT RANDOM ACCESS MEMORY

The MCM93425 is a 1024-bit Read/Write RAM, organized 1024 words by 1 bit.

The MCM93425 is designed for high performance main memory and control storage applications and has a typical address time of 35 ns.

The MCM93425 has full decoding on-chip, separate data input and data output lines, and an active low-chip select and write enable. The device is fully compatible with standard DTL and TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.

- Three-State Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed —

Access Time — 35 ns Typical Chip Select — 15 ns Typical


- Power Dissipation − 0.5 mW/Bit Typical
- Power Dissipation Decreases With Increasing Temperature

BLOCK DIAGRAM Sense Amp Dout and Write Drivers Word 32 X 32 Drivers Array 1 of 32 1 of 32 Decoder Decoder V_{CC} = Pin 16 5 6 9 10 11 12 Gnd = Pin 8

NOTE: Logic driving sense amp/write drivers depicts negative-only write used on C4m.

MCM93425

TTL 1024 X 1 BIT RANDOM ACCESS MEMORY



7

FUNCTIONAL DESCRIPTION

The MCM93425 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, AO-A9.

The Chip Select $(\overline{\text{CS}})$ input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable (\overline{WE} , Pin 14). With \overline{WE} and \overline{CS} held

low, the data at D_{in} is written into the addressed location. To read, \overline{WE} is held high and \overline{CS} held low. Data in the specified location is presented at D_{out} and is non-inverted.

The three-state output provides drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus

During writing, the output is held in the high-impedance state.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	
Ceramic Package (D and F Suffix)	-55°C to +165°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, TJ	
Ceramic Package (D and F Suffix)	< 165°C
Plastic Package (P Suffix)	<125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

TRUTH TABLE

	Inputs		Output	
cs	WE D _{in}		Dout	Mode
Н	X	X	High Z	Not Selected
L	L	L	High Z	Write "0"
L	L	н	High Z	Write "1"
L	Н	×	D _{out}	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)

NOTE 1: Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

GUARANTEED OPERATING RANGES (Notes 2 and 3)

	Suppl	y Voltage	(V _{CC})	
Part Number	Min	Nom	Max	Ambient Temperature (TA)
MCM93425DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
MCM93425FM, DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

	Li		Lim	its				
Symbol	Charact	Min	Max	Units	Conditions			
VoL	Output Low Voltage			0.45	Vdc	V _{CC} = Min, I _{OL} = 16 mA		
VIH	Input High Voltage		2.1		Vdc	Guaranteed Input High Voltage for all Inputs		
VIL	Input Low Voltage			8.0	Уdс	Guaranteed Input Low Voltage for all Inputs		
IIL	Input Low Current			-400	μAdc	V _{CC} = Max, V _{In} = 0.4 V		
IIH	Input High Current			40	μAdc	V _{CC} = Max, V _{In} = 4.5 V		
				1.0	mAdc	V _{CC} = Max, V _{In} = 5.25 V		
loff	Output Current (High Z)			50	μAdc	V _{CC} = Max, V _{out} = 2.4 V		
				-50		V _{CC} = Max, V _{out} = 0.5 V		
los	Output Current Short	Circuit to Ground		-100	mAdc	V _{CC} = Max		
Voh	Output High Voltage	MCM93425DC, PC	2.4		Vdc	I _{OH} = -10.3 mA, V _{CC} = 5.0 V ± 5%		
		MCM93425FM, DM	2.4		Vdc	I _{OH} = -5.2 mA		
V _{CD}	Input Diode Clamp Voltage			-1.5	Vdc	V _{CC} = Max, I _{in} = -10 mA		
¹cc	Power Supply Current			130	mAdc	T _A = Max		
				155	mAdc	$T_A = 0^{\circ}C$ $V_{CC} = Max$		
			170	mAdc	T _A = Min All Inputs Grounded			


AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted)

AC TEST LOAD AND WAVEFORMS

Loading Conditions

Input Pulses





		MCM934	MCM93425DC, PC MCM93425DM, FM				
Symbol	Characteristic (Notes 2, 4)	Min	Max	Min	Max	Units	Conditions
READ MODE	DELAY TIMES					ns	
^t ACS	Chip Select Time		35		45		See Test Circuit
^t ZRCS	Chip Select to High Z	l	35		50		and Waveforms
^t AA	Address Access Time		45		60		
WRITE MODE	DELAY TIMES					ns	
tzws	Write Disable to High Z	1	35		45		See Test Circuit
tw R	Write Recovery Time	l	40		50		and Waveforms
	INPUT TIMING REQUIREMENTS					ns	
t _W	Write Pulse Width (to guarantee write)	30		40			See Test Circuit
twsp	Data Setup Time Prior to Write	5		5			and Waveforms
^t WHD	Data Hold Time After Write	5	1	5			
^t wsa	Address Setup Time (at t _W = Min)	10		15			
^t WHA	Address Hold Time	10	1	10			}
twscs	Chip Select Setup Time	5		5			
^t WHCS	Chip Select Hold Time	5		5			

NOTE 2 DC and AC specifications limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.


NOTE 3: Output short circuit conditions must not exceed 1 second duration

NOTE 4. The maximum address access time is guaranteed to be the worst case bit in the memory.

READ OPERATION TIMING DIAGRAM

CS Chip Select Dout High Z Load A tACS Dout toad B High Z


Propagation Delay from Chip Select



(All time measurements referenced to 1.5 V)


7

WRITE CYCLE TIMING




(All above measurements reference to 1.5 V)

WRITE ENABLE TO HIGH Z DELAY



Propagation Delay from Chip Select to High Z



(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C)

	θ JA (Junction to Ambient)				
Package	Blown	Still	θ JC (Junction to Case)		
D Suffix	50°C/W	85°C/W	15 ⁰ C/W		
F Suffix	55 ⁰ C/W	90°C/W	15 ⁰ C/W		
P Suffix	65°C/W	100°C/W	25 ⁰ C/W		

SCHOTTKY TTL




STANDARD PROGRAMS

MIL-STD-883 OPERATIONS METHOD	PROCESSING PER 5004/5005	HI-REL .	MIL-M-38510 JAN QUALIFIED	
SCREEN	CLASS B METHOD	CLASS B	CLASS C	CLASS B
Internal Visual (Precap)	2010 Condition B and 38510	100%	100%	100%
Stabilization Bake	1008 Condition C or Equivalent	100% 100%		100%
Temperature Cycling	1010 Condition C	100%	100%	100%
Constant Acceleration	2001 Condition E (min.) Y ¹ Plane	100%	100%	100%
Seal (a) Fine (b) Gross	1014, Condition B 1014, Condition C	100% 100%	100% 100%	100% 100%
Interim Electrical Parameters	Per applicable device specification	Optional ¹		Optional ¹
Burn-ın Test	1015 160 Hrs. @ 125° C Min. (4)	100%		100%
Final Electrical Tests (a) Static tests (1) 25°C (subgroup 1, table 1, 5005) (2) Max. and min. rated operating temp. (subgroups 2 and 3,	Per applicable device specification	100% 100% ⁽⁵⁾	100% (2)	100% 100% ⁽⁵⁾
table 1, 5005) (b) Dynamic tests and/or switching tests @ 25°C (subgroup 4 and 9, table 1, 5005)		100%	(2)	100%
(c) Functional test @ 25°C (subgroup 7, table 1, 5005)		100%	100%	100%
Qualification or Quality Conformance Inspection	5005	Group A ³	Group A ³	per 38510 ³
External Visual	2009	100%	100%	100%


- 1. When specified in the applicable device specification, 100% of the devices shall be tested at Manufacturer's option.
- 2. Sample at Group A.
- 3. Full 5005 Conformance testing performed on Jan qualified product. Group A performed on Motorola HI-REL JEDEC processed product with either Generic or group B, C, D testing available.
- 4. Optional 0.44 eV time-temperature "equivalent" burn-in per Figure 1015-1.

 5. AC sample testing at +125°C and -55°C on those types which require subgroup 10 and 11 testing per MIL-M-38510 Slash Sheet Specifications.
- 6. Devices Processed to earlier HI-REL "SNC" and "SNJ" program still available contact nearest Motorola Sales Office for ordering information.

ORDERING & MARKING FOR JEDEC HI-REL PROCESSING PROGRAM



ORDERING & MARKING FOR JAN QUALIFIED PROGRAM





The "BETTER" program is offered on TTL/LS, in dual-in-line ceramic and plastic packages.

Motorola's reliability and quality-enhancement program was developed to provide improved levels of quality and reliability for standard commercial products.

Motorola standard commercial integrated circuits are manufactured under stringent inprocess controls and quality inspections combined with the industries' finest outgoing quality inspections. The "BETTER" program offers three levels of extra processing, each tailored to meet different user needs at nominal costs.

The program is designed to:

- Eliminate incoming electrical inspection
 Eliminate need for independent test labs and associated extra time and costs
- · Reduce field failures
- Reduce service calls
- Reduce equipment downtime
- · Reduce board and system rework
- Reduce infant mortality
- · Save time and money
- · Increase end-customer satisfaction

BETTER PROCESSING — STANDARD PRODUCT PLUS:

LEVEL I (Suffix S)

- 100% temperature cycling per MIL-STD-883. Method 1010C, ten cycles from — 65°C to+150°C.
- 100% functional and dc parametric tests at maximum rated temperature.

LEVEL II (Suffix D)

- 100% burn-in to MIL-STD-883 test conditions — 160 hours at +125°C or 1.0 eV Arrhenius time/temperature equivalent.
- 100% post burn-in functional and dc parametric tests at 25°C (or max rated T_A at Motorola's option).

LEVIL III (Suffix DS)

 Combination of Levels I and II above. (Post burn-in functional and dc parametric tests at maximum rated temperature.)

"BETTER" AQL GUARANTEES

TEST	CONDITION		AQL1	
	CONDITION	LEVEL I	LEVEL II	LEVEL III
HIGH TEMPERATURE FUNCTIONAL	$T_A = MAX$	0.078		0.078
DC PARAMETRIC	T _A = 25°C	0.078	0.078	0.078
DC PARAMETRIC	TA MIN, TA MAX	0.39	0.39	0.39
AC PARAMETRIC	T _A = 25°C	0.078	0.078	0.078
EXTERNAL VISUAL AND MECHANICAL	MAJOR/MINOR	0.078	0.078	0.078
HERMETICITY (NOT APPLICABLE TO PLASTIC PACKAGES)	GROSS/FINE	0.15	0.15	0.15

 "AQL" values shown are for references only—"LTPD" type sampling plans are used that are equal to or tighter than values indicated. Also, the guaranteed electrical and visual/mechanical AQL levels will be tightened each guarter through 1985. Contact nearest Motorola sales office for latest values.


HOW TO ORDER

PART MARKING

The Standard Motorola part number with the corresponding "BETTER" suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices.
"BETTER" pricing will be quoted as an adder to standard commercial product price.

GENERALIZED PRODUCT FLOW

Generalized product flow for all Motorola Bipolar Integrated Circuits purchased to the 'BETTER" program.



"RAP" RELIABILITY AUDIT PROGRAM for BIPOLAR DIGITAL INTEGRATED CIRCUITS

1.0 INTRODUCTION

In January, 1977, Motorola Bipolar Digital Reliability Engineering implemented "RRAP" (Rapid Reliability Assessment Program) to provide rapid assessment of the reliability of newly introduced TTL Low-Power Schottky (LS) devices. This RRAP concept permits rapid feedback of information on any reliability problems to the Product Engineering group so that corrective action can be quickly implemented. The RRAP program is performed by the Reliability Engineering Department on samples submitted by Product, Process, or Package Engineering for obtaining a rapid look at the reliability of new products, processes, or packages. This program has been extended to standard ALS, 74F (FAST), TTL, TTL Memories, MDTL, MHTL, MECL III, MECL 10K and 10KH, MECL Memories, Macrocell Arrays, and Phase Lock Loop (PLL) product families. The details of the RRAP program are outlined in Section 2.0

In March, 1977, an addition was made to the RRAP program for the purpose of auditing the reliability of outgoing TTL Low-Power Schottky (LS) product. This audit, called the Reliability Audit Program ("RAP"), is performed weekly by the Quality Assurance Group and reported monthly by Bipolar Digital Reliability Engineering. The details of this "RAP" program are outlined in Section 3.0.

2.0 RAPID RELIABILITY ASSESSMENT PROGRAM (RRAP)

2.1 Hermetic Packaged Devices (50 Units minimum per Evaluation Sample)

- a. Electrical I (initial rejects removed from test)
- b. Temp Cycling -100 cycles (-65°C/+150°C) per Method 1010C
- c. Electrical I (plus Hermeticity per Method 1014 B & C for package evaluations only)
- d. "Equivalent" Burn-In for 40 hrs at 145°C per Method 1015 A or C
- e. Electrical I

2.2 Plastic Packaged Devices (100 Units minimum per Evaluation Sample)

	S/G 1 (30 Units)		S/G 2 (40 Units)		S/G 3 (30 Units)
b.	Electrical I Thermal Shock -200 cycles (-55°C/+125°C -30 Sec. dwell) Method 1011B, modified Electrical I	b.	Electrical I 16 hrs, PTHB; Rated V _{CC} (15 psig, 100%RH, 121°C) Motorola test method Electrical I	b.	Electrical I Temp Cycling -100 cycles (-65°C/+150°C). Method 1010C Electrical I "Equivalent" Burn-In (40 hrs @
					145°C) per Method 1015 A or C

e. Electrical I

NOTES:

- 1. All tests per MIL-STD-883 unless stated otherwise.
- 2. Electrical I = DC @ 25°C and functional @ 25°C Go/No/Go
- 3. 40 hr/145°C burn-in is "equivalent" to 160 hr/125°C burn-in using 1.0 eV activation energy and the Arrhenius equation for determining acceleration factor.
- 16 hrs of PTHB testing is equivalent to approximately 800 hrs of standard 85°C/85% RH THB testing for V_{CC} ≤ 15 V, based on comparative tests performed by Motorola Reliability Engineering.
- 5. For each evaluation, the goal is zero failures. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis. Results of evaluation, along with analysis of any failure(s), are reviewed promptly with responsible design, product, process and package engineers.

8

3.0 RELIABILITY AUDIT PROGRAM (RAP) (per Motorola specification 12 MRM15301A)

- 3.1 PTHB 15 psig/121°C/100% RH at rated V_{CC} for 16 hours performed on a weekly basis 0 rejects allowed out of 45 devices. (To be performed on plastic encapsulated devices only.) 48 hours read out included for reliability engineering information only.
- 3.2 Temp Cycling MIL-STD-833, Method 1010, 1000 cycles, Condition C, -65°C/+150°C. Interim readout at 100 cycles (plastic and hermetic packages). Sample pulled on weekly basis — 0 rejects allowed out of 45 devices after 100 cycles; 1 reject allowed out of 45 devices after 1000 cycles.
- 3.3 Op. Life Test MIL-STD-883, Method 1005, Condition A (Reverse Bias) or C (Power plus Reverse Bias), T_A = 145°C; readouts at 40 hrs and 250 hrs (plastic and hermetic packages). Sample pulled on weekly basis 1 reject allowed out of 55 devices at 40 hr readout. No additional rejects allowed at 250 hrs. If no rejects at 40 hrs, 1 reject allowed at 250 hrs.
- 3.4 Report Monthly Reliability Engineering computer printout summarizing test results.

NOTES:

- All standard 25°C dc and functional parameters will be measured Go/No/Go at each readout.
- Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis.
- If both plastic and hermetic packages are available, package type will be alternated weekly.
- Device types sampled will be by generic type within each digital I/C product family (MDTL, MTTL, MTTL-LS, etc.) and will include all major package assembly options (U/S bond, TC bond, ball bond, T.A.B., etc.) and all assembly locations (Korea, Malaysia, etc.).
- 5. 16 hrs PTHB is equivalent to approximately 800 hrs of 85°C/85% RH THB for VCC \leqslant 15 V
- 6. Only moisture related failures (like corrosion) are criteria for failure on PTHB test.
- 7. 40 hr/145°C Op Life is equivalent to 160 hr/125°C using 1.0 eV in Arrhenius equation.
- 250 hrs/145°C Op Life is equivalent to 1000 hrs/125°C using 1.0 eV in Arrhenius equation.
- Special device specifications (48A's) for digital products will reference 12MRM15301A as source of generic data for any customer required monthly audit reports.


SCHOTTKY TTL



CERAMIC DUAL IN-LINE

Case 620-08 16-Pin Ceramic Dual In-Line





- | MILLIMETERS | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHES | INCHE
 - CASE 620-08

- LEADS WITHIN 0 13 mm (0 005) RADIUS
 OF TRUE POSITION AT SEATING PLANE
 AT MAXIMUM MATERIAL CONDITION
- 2. PACKAGE INDEX NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT 3. DIM "L" TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
- 4 DIM "A" AND "B" DO NOT INCLUDE GLASS RUN-OUT
- 5 DIM "F" MAY NARROW TO 0.76 mm (0 030) WHERE THE LEAD ENTERS THE CERAMIC BODY




ስስስስ ስስስብ

NOTES

- 1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL
- 2 LEADS WITHIN 0 13 mm (0 005) RADIUS OF TRUE POSITION AT SEATING PLANE
 AT MAXIMUM MATERIAL
 CONDITION. (WHEN FORMED
 PARALLEL).

Case 623-05 24-Pin Ceramic Dual In-Line




	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.77	1.230	1 290
В	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600	BSC
M	00	150	00	150
N	0.51	1.27	0.020	0.050

CASE 623-05

- ALL RULES AND NOTES ASSOCIATED
 WITH MO:001 AA OUTLINE SHALL APPLY
- DIMENSION "L" TO CENTER OF LEADS
 WHEN FORMED PARALLEL
 DIMENSION "A" AND "B" (632-07) DO
- NOT INCLUDE GLASS RUN-OUT
- 4 LEADS WITHIN 0.25 mm (0 010) DIA OF TRUE POSITION AT SEATING PLANE AND MAXIMUM MATERIAL CONDITION

Case 632-07 14-Pin Ceramic Dual In-Line



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	19.05	19 94	0.750	0 785
В	6 10	7 49	0 240	0 295
C	_ = _	5 08	_	0 200
D	0.38	0.58	0 015	0 023
F	1.40	1.77	0.055	0 070
G	2.54	BSC	0.100 BSC	
н	191	2 29	0 075	0 090
J	0 20	0 38	0.008	0.015
K	3.18	4 32	0 125	0 170
L	7 62 BSC		0 300	
M	-	150		150
N	0.51	1.02	0 020	0 040


CASE 632-07

CERAMIC DUAL IN-LINE (continued)

Case 732-03 20-Pin Ceramic Dual In-Line



- NOTES: 1. LEADS WITHIN 0.25 mm (0.010) DIA, TRUE POSITION AT SEATING PLANE, AT MAXIMUM
 - MATERIAL CONDITION.
 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIM A AND B INCLUDES MENISCUS.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	23.88	25.15	0.940	0.990
В	6.60	7.49	0.260	0.295
C	3.81	5.08	0.150	0.200
D	0.38	0.56	0.015	0.022
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100 BSC	
Н	0.51	1.27	0.020	0.050
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.62 BSC		0.30	DBSC
M	00	150	00	150
N	0.25	1 02	0.010	0.040

CASE 732-03

NOTES

- OTES

 DIM A IS DATUM.

 POSTIGNAL TO LFOR LEADS


 OF # # 0.25 (0.010) @ | T | A @ |

 T IS SEATING PLANE

 H. DIM A AND B INCLUDES MENISCUS.

 DIM -L. TO CENTER OF LEADS

 WHEN FORMED PARALLEL
- 6 DIMENSIONING AND TOLERANCING PER ANSI Y14 5, 1973



Case 758-01 24-Pin Ceramic Dual In-Line

Case 733-02 28-Pin Ceramic Dual In-Line

	MILLIN	MILLIMETERS		HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.85	1 435	1.490
В	12.70	15.37	0.500	0.605
C	4.06	5 84	0 160	0.230
D	0.38	0.56	0.015	0.022
F	1 27	1.65	0.050	0.065
G	2.54	BSC	0 100 BSC	
J	0 20	0.30	0.008	0 012
К	2.54	4.06	0.100	0.160
L	15.24 BSC		0.60	DBSC
M	50	15 ⁰	50	15º
N	0.51	1 27	0.020	0.050

CASE 733-02





- 1 DIMENSION A IS DATUM. 2 POSITIONAL TOLERANCE FOR LEADS 24 PLACES
- FOR LEADS 24 PLACES

 (**) 0.25 (0.010) (**) T A (**)

 3. ** IS SEATING PLANE.

 4. DIMENSION L TO CENTER OF
 LEADS WHEN FORMED PARALLEL
 5 DIMENSIONING AND TOLERANCING
 PER ANSI Y14.5, 1973.






	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
A	31 50	32 64	1.240	1.285
В	7.24	7 75	0 285	0 305
C	3.68	4.44	0.145	0.175
D	0.38	0.53	0.015	0.021
F	1 14	1.57	0.045	0.062
G	2.5	BSC	0.100 BSC	
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	7.62	7.87	0.300	0.310
N	0 51	1.27	0 020	0 050
P	9.14	10 16	0 360	0.400

CASE 758-01

CERAMIC FLATPAK

Case 650-03 16-Pin Ceramic Flatpak




	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.22	7.24	0.245	0.285
C	1.52	2.03	0.060	0.080
D	0.41	0.48	0.016	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050 BSC	
н	0.64	0.89	0.025	0.035
K	6.35	9.40	0.250	0.370
L	18.92	-	0.745	-
N		0.51		0.020
R	-	0.38	-	0.015

CASE 650-03


NOTES:

1. LEAD NO. 1 IDENTIFIED BY TAB
ON LEAD OR DOT ON COVER.

- 2. LEADS WITHIN 0.13 mm (0.005)
 TOTAL OF TRUE POSITION AT
 MAXIMUM MATERIAL CONDITION.
 - Case 652-02








	MILLIN	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	14.99	15.49	0.590	0.610
В	9.27	9.91	0.365	0.390
C	1.27	2.03	0.050	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050 BSC	
H	0.69	1.02	0.027	0.040
K	6.35	9.40	0.250	0.370
L	21.97	-	0.865	-
N	0.25	0.63	0.010	0.025

CASE 652-02

NOTE: 1. LEADS WITHIN 0.25 mm (0.010) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.

Case 717-02 14-Pin Ceramic Flatpak





	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	-	9.91	-	0.390
В		6.73	-	0.265
3	-	2.03	0.060	0.080
О	0.38	0.48	0.015	0.019
F	-	0.25	-	0.010
G	1.27	BSC		O BSC
н	0.38	0.89	0.015	0.035
٦	0.08	0 15	0.003	0.006
K	-	8 26	-	0.325
N	0.64	0 89	0.025	0.035


CASE 717-02

NOTES:


IOTES:
1. DIM "F" IS FOR GLASS OVERRUN.
2. LEADS, TRUE POSITIONED WITHIN
0.25 mm (0.010) DIA TO DIM "A"
8 "B" AT MAXIMUM MATERIAL
CONDITION.


CERAMIC FLATPAK (continued)

Case 737-02 20-Pin Ceramic Flatpak



QUAD PLASTIC CHIP CARRIER





PLASTIC

Case 646-05 14-Pin Plastic




NOTES:

- OTES:

 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.

 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMERS
- WHEN FORMED
- PARALLEL.
 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL.



Case 648-05 16-Pin Plastic

	MILLIM	MILLIMETERS		1ES
DIM	MIN	MAX	MIN	MAX
Α	18.16	19.56	0.715	0.770
В	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100 BSC	
H	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300	
M	00	100	00	100
N	0.51	1.02	0.020	0.040

CASE 646-05




NOTES:

- OTES:

 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.

 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED DAPALLE

- WHEN FURMED
 PARALLEL.
 3. DIMENSION "B" DOES NOT
 INCLUDE MOLD FLASH.
 4. "F" DIMENSION IS FOR FULL
 LEADS. "HALF" LEADS ARE
 OPTIONAL AT LEAD POSITIONS
- 1, 8, 9, and 16).
 5. ROUNDED CORNERS OPTIONAL.





	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.80	21.34	0.740	0.840
В	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100 BSC	
н	0.38	2 41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0 115	0.135
L	7 62 BSC		0.300	BSC
M	00	100	00	100
N	0.51	1.02	0.020	0.040

CASE 648-05

Case 649-03 24-Pin Plastic









DIM	MIN	MAX	MIN	MAX
Α	31.50	32.13	1.240	1.265
В	13.21	13.72	0.520	0.540
C	4.70	5.21	0.185	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	2.54 BSC		BSC
Н	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M	-	10 ⁰	-	10 ⁰
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
a	0.51	0.76	0.020	0.030
	0.07	0.70	0.020	0.000

MILLIMETERS INCHES

CASE 649-03


PLASTIC (continued)

Case 710-02 28-Pin Plastic



NOTES:

- POSITIONAL TOLERANCE OF LEADS (D),
 SHALL BE WITHIN 0.25mm(0.010) AT
 MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE
- MOLD FLASH.



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1 435	1.465
В	13 72	14 22	0 540	0 560
C	3.94	5 08	0.155	0 200
D	0.36	0 56	0.014	0 022
F	1 02	1 52	0.040	0 060
G	2.54	BSC	0 100	BSC
H	1 65	2 16	0 065	0.085
J	0 20	0.38	0 008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0 600	BSC
M	00	150	00	150
N	0.51	1.02	0.020	0 040


CASE 710-02


Case 724-02 24-Pin Plastic





1. LEADS, TRUE POSITIONED WITHIN 0 25 mm (0 010) DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIM D)







	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	31.24	32 13	1.230	1.265	
В	6.35	6.86	0.250	0.270	
C	4.06	4.57	0 160	0.180	
D	0.38	0.51	0.015	0.020	
F	1 02	1 52	0.040	0 060	
G	2.54 BSC		0.100 BSC		
н	1.60	2 11	0.063	0 083	
J	0.18	0.30	0.007	0.012	
K	2.92	3.43	0 115	0.135	
L	7 37	7.87	0.290	0 310	
M	-	100	-	10°	
N	0.51	1.02	0.020	0.040	


CASE 724-02

Case 738-01 20-Pin Plastic



- 1. DIM A. IS DATUM. 2. POSITIONAL TOL FOR LEADS, **♦** Ø 0.25 (0.010)⊛ T A⊛
- 3. T. IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM L. TO CENTER OF LEADS WHEN
- FORMED PARALLEL.

 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



1	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	25.65	27.18	1.010	1.070	
В	6.10	6.60	0.240	0.260	
C	3.94	4.19	0.155	0.165	
D	0.38	0.56	0.015	0.022	
F	1.27	1.78	0.050	0.070	
G	2.5	4 BSC	0.100 BSC		
J	0.20	0.38	0.008	0.015	
K	2.79	3.56	0.110	0.140	
L	7.62 BSC		0.300 BSC		
M	00	150	00	150	
N	0.51	1.02	0.020	0.040	

CASE 738-01

				T
4				

		The state of the s

- Selection Information LS/ALS/FAST
- 2 Circuit Characteristics
- Design Considerations

 Symbol Definitions and Testing
- 4 LS Data Sheets
- 5 ALS Data Sheets
- 6 FAST Data Sheets
- 7 RAM/PROM Data Sheets
- 8 Reliability Data
- 9 Package Outlines

SCHOTTKY TTL





MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC